

A Nonpiecewise Model for Long-Channel Junctionless Cylindrical Nanowire FETs

Juan P. Duarte, Sung-Jin Choi, Dong-Il Moon, and Yang-Kyu Choi

Abstract—A nonpiecewise drain current model is formulated for long-channel junctionless (JL) cylindrical nanowire (CN) FETs. It is obtained by using the Pao-Sah integral and a continuous charge model, which is derived by extending the parabolic potential approximation in all regions of the device operation. The proposed nonpiecewise model analytically describes the bulk and surface current mechanisms in JL CN FETs from the subthreshold region through the linear region to the saturation region without any fitting parameters. In addition, for each of these operation regions, the model reduces to simple expressions that explain the working principle of JL CN FETs. The model is compared with numerical simulations and shows good agreement.

Index Terms—Bulk current, compact model, cylindrical nanowire (NW) FET, junctionless (JL) transistor, semiconductor device modeling, surface current.

A JUNCTIONLESS (JL) transistor has been recently demonstrated [1] as an alternative device for alleviating process challenges such as large doping concentration gradients and low thermal budget. It is composed of source, drain, and channel regions of homogeneous doping polarity and uniform doping concentration; therefore, it demands more simple fabrication processes than conventional inversion mode (IM) FETs [1], which are composed of heterogeneous doping regions such as p-n junctions. The main conduction mechanism in JL FETs relies not on the surface but on the bulk current; moreover, it turns off by making the channel fully depleted [2]. Surface current is dominant for gate voltages (V_G) higher than the flatband voltage (V_{FB}) [2]. Among all transistor architectures, cylindrical nanowire (CN) FETs show the highest robustness against short-channel effects [3]. Hence, JL CN FET is a strong candidate for nanoscale transistor scaling and 3-D stacked devices.

Compact models are crucial for understanding the device properties and performance dependence on device parameters. They are also needed for fast circuit simulation. Several compact models have been reported for JL FETs [2], [4]–[9]. Models based on the abrupt-depletion approximation have been proposed for pinchoff CN FETs [4]–[6]. Their piece-

wise approach [4]–[6], i.e., discontinuity among each operation domain, may cause convergence problems [10]. In addition, a piecewise model based on the linearization of the electric potential was developed in [7]. It is continuous among each operation domain; however, it uses a numerical integration, which is not practical for compact modeling [10]. A model that covers every operation region continuously and can also be explicitly expressed would overcome these difficulties. In this letter, a nonpiecewise drain current model is proposed for long-channel JL CN FETs. It is based on the Pao-Sah integral [11] with a charge model obtained from the extension of the parabolic potential approximation in all regions of the device operation [9]: fully depleted, semidepleted, and accumulated. For each operation region, the charge and the drain current models reduce to simple expressions. Moreover, they explain the behavior and parameter dependence of JL CN FETs. The proposed model also clarifies the differences with respect to conventional IM FETs [3]. Our model is verified by numerical simulations [12] that show good agreement. The proposed model requires iterative procedures; however, it can be explicitly expressed using a well-known method used to obtain explicit formulas for IM transistors [10].

In a doped CN FET, a direct solution of Poisson's equation is difficult to obtain because of its high-order nonlinearity [7]. In this context, a simple way to represent the potential in the channel is given by the parabolic potential approximation [13]

$$\varphi(r) = \frac{r^2}{R^2}(\varphi_s - \varphi_o) + \varphi_o. \quad (1)$$

Here, r is the spatial distance in the radial direction, R is the channel radius, and φ_s and φ_o are the surface and center potentials in the channel, respectively. Using Gauss' law and the boundary condition at the interface, it is possible to obtain

$$C_{ox}(V_G - V_{FB} - \varphi_s) = 2\pi R\epsilon_{si} \left. \frac{d\varphi}{dr} \right|_{r=R} = -4\pi\epsilon_{si}\Delta\varphi \quad (2)$$

which relates φ_s and φ_o with V_G . In (2), $\Delta\varphi$ is the potential difference $\varphi_o - \varphi_s$ between the center and surface of the channel, and C_{ox} is the oxide capacitance represented by $2\pi\epsilon_{ox}/\ln(1 + t_{ox}/R)$, where t_{ox} is the gate dielectric thickness. The right part of (2) assumes a uniform charge distribution in the channel, i.e., $4\pi\epsilon_{si}\Delta\varphi \approx Q_t = (Q_m + qN_{si}\pi R^2)$, where Q_t and Q_m are the total and mobile charge densities per unit length and N_{si} is the doping concentration of the channel. The threshold voltage (V_{TH}) can be obtained from (2) by assuming a fully depleted channel and approximating φ_o to zero at V_{TH} , i.e., $V_{TH} = V_{FB} - qN_{si}\pi R^2/C_{eff}$ [7], where $1/C_{eff} = 1/4\pi\epsilon_{si} + 1/C_{ox}$. An additional equation is needed to obtain φ_s and φ_o .

Manuscript received October 13, 2011; revised October 26, 2011; accepted October 29, 2011. Date of publication December 12, 2011; date of current version January 27, 2012. This work was supported in part by the IT R&D Program of MKE/KEIT under Grant 10035320 (Development of novel 3-D stacked devices and core materials for the next generation Flash memory), by the Nano-Material Technology Development Program through the National Research Foundation of Korea funded by the Ministry of Education, Science and Technology under Grant 2011-0019120, by Samsung Electronics Company Ltd., and by Hynix Semiconductor Inc. The review of this letter was arranged by Editor X. Zhou.

The authors are with the Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon 305-701, Korea (e-mail: ykchoi@ee.kaist.ac.kr).

Digital Object Identifier 10.1109/LED.2011.2174770




Fig. 1. Electron density per unit length as a function of V_G for (a) different t_{ox} 's and (b) different N_{si} 's, obtained from (symbols) simulations [12], (solid line) (4) of the proposed model, and (dotted line) (5) and (6) of the proposed model. p^+ polysilicon gate and $V_{DS} = 0$ V are used for the simulations and model.




Fig. 2. (a) Electron density per unit length as a function of V_G for different R 's obtained from (symbols) simulations [12], (solid line) (4) of the proposed model, and (dotted line) (5) and (6) of the proposed model. (b) $-Q_m/q$, $-Q_{dep}/q$, $-Q_c/q$, and $-(Q_{dep} + Q_c)/q$. p^+ polysilicon gate and $V_{DS} = 0$ V are used for the simulations and model.

It can be obtained by integrating the charge density in the entire channel with the potential given by (1)

$$Q_t = qN_{si}\pi R^2 \left[1 - \left(v_T e^{(\varphi_o - V)/v_T} / \Delta\varphi \right) (1 - e^{-\Delta\varphi/v_T}) \right] \quad (3)$$

where V is the electron quasi-Fermi potential and v_T is the thermal voltage, kT/q . In order to obtain Q_m , (2) coupled with (3) should be solved. However, replacing φ_s [obtained from (3)] in (2) and exchanging $\Delta\varphi$ by $Q_t/4\pi\epsilon_{si}$ in (2) as well, a single equation can be obtained to represent Q_m

$$V_G - V_{TH} - V = v_T \ln(-Q_m/4\pi\epsilon_{si}v_T) - Q_m/C_{eff} + v_T \ln \left[(1 + Q_m/qN_{si}\pi R^2) / (1 - e^{-(Q_m + qN_{si}\pi R^2)/4\pi\epsilon_{si}v_T}) \right]. \quad (4)$$

Figs. 1 and 2 show the electron density per unit length ($-Q_m/q$) as a function of V_G for different device parameters. The charge model expressed by (4) is in complete agreement

with numerical simulations [12] for all regions of the device operation: fully depleted, semidepleted, and accumulated. In the right side of (4), the first term is dominant in the fully depleted region ($V_G < V_{TH}$); thus, $Q_m \approx -4\pi\epsilon_{si}v_T \exp[(V_G - V_{TH})/v_T]$. In the semidepleted region ($V_G > V_{TH}$ and $V_G < V_{FB}$), only the second term is dominant in the right side of (4), giving $Q_m \approx -C_{eff}(V_G - V_{TH})$. C_{eff} represents an effective gate capacitance in the semidepleted region. It controls the bulk charge [7]. In the flatband condition ($V_G = V_{FB}$), the mobile charge is given by $-qN_{si}\pi R^2$. In the accumulated region ($V_G > V_{FB}$), the second and third terms in the right side of (4) are dominant. Moreover, for this region, the third term reduces to $(Q_m + qN_{si}\pi R^2)/4\pi\epsilon_{si}$; therefore, $Q_m \approx -C_{ox}(V_G - V_{on})$ with $V_{on} = V_{FB} - qN_{si}\pi R^2/C_{ox}$.

An analytical drain current expression cannot be obtained by integrating the current continuity equation $I_{DS}dz = -\mu Q_m dV = -\mu Q_m (dV/dQ_m) dQ_m$ from the source to the drain region due the last term in (4). In order to obtain an analytical drain current model, Q_m can be decoupled as $Q_m = Q_{dep} + Q_c$, where Q_{dep} is the mobile charge in the fully depleted and semidepleted regions ($V_G < V_{FB}$) and Q_c is a complementary mobile charge added to Q_{dep} . Q_{dep} alone underestimates the total mobile charge for $V_G > V_{FB}$ [see Fig. 2(b)]; therefore, Q_c acts as a correction term for Q_{dep} . Q_{dep} and Q_c are independently obtained from the asymptotic behavior of (4)

$$V_G - V_{TH} - V = v_T \ln(-Q_{dep}/4\pi\epsilon_{si}v_T) - Q_{dep}/C_{eff} \quad (5)$$

$$V_G - V_{FB} - V = v_T \ln(-Q_c/4\pi\epsilon_{si}v_T) - Q_c/C_c \quad (6)$$

where $C_c = C_{ox} - C_{eff}$. In the fully depleted region, Q_{dep} is larger than Q_c and is given by $Q_{dep} \approx -4\pi\epsilon_{si}v_T \exp[(V_G - V_{TH})/v_T]$. In the semidepleted region, Q_{dep} is also larger than Q_c and is represented by $Q_{dep} \approx -C_{eff}(V_G - V_{TH})$. Finally, in the accumulated region, $Q_{dep} + Q_c$ is given by $Q_{dep} + Q_c \approx -C_{eff}(V_G - V_{TH}) - C_c(V_G - V_{FB}) = -C_{ox}(V_G - V_{on})$. Therefore, $Q_{dep} + Q_c$ is equivalent to Q_m in all regions of the device operation, as shown in Figs. 1 and 2. Equations (5) and (6) can be expressed in an explicit form using the method proposed in [10]. Following [10], the charge error obtained is lower than 0.1% with a second-order correction for the explicit forms of (5) and (6).

Using (5) and (6), the drain current can be expressed by $I_{DS} = I_{dep} + I_c$, where I_{dep} is the drain current in the fully depleted and semidepleted regions and I_c is a complementary current that, together with I_{dep} , represents the drain current in the accumulated region. They are obtained using the Pao-Sah integral [11]

$$\begin{aligned} I_{dep} + I_c &= -\frac{\mu}{L} \int_0^{V_{DS}} (Q_{dep} + Q_c) dV \\ &= -\frac{\mu}{L} \left(\frac{Q_{dep}^2}{2C_{eff}} - v_T Q_{dep} \right) \Big|_{Q_{S_{dep}}}^{Q_{D_{dep}}} \\ &\quad - \frac{\mu}{L} \left(\frac{Q_c^2}{2C_c} - v_T Q_c \right) \Big|_{Q_{S_c}}^{Q_{D_c}} \end{aligned} \quad (7)$$




Fig. 3. Drain current as a function of (a) V_G and (b) V_{DS} obtained from (symbols) simulations [12] and (continuous line) (7) of the proposed model. p^+ polysilicon gate is used for the simulations and model.

where μ is the effective mobility and L is the gate length of the device. Q_D and Q_S are obtained from (5) and (6) by replacing V with V_{DS} for Q_D and V with zero for Q_S . Fig. 3 shows the drain current as a function of V_G and V_{DS} . The proposed model shows good agreement with numerical simulations for all bias conditions. It continuously represents the drain current from the subthreshold region through the linear region to the saturation region.

In the subthreshold region, the proposed model reduces to $I_{DS} \approx 4\pi\epsilon_{si}v_T^2(\mu/L)\exp[(V_G - V_{TH})/v_T][1 - \exp(-V_{DS}/v_T)]$. It is the same as in [5, eq. (7)]. Note that it is not proportional to R as in IM FETs [3] because, in JL FETs, there is no volume inversion for the subthreshold region. For a gate voltage lower than V_{FB} , the bulk current mechanism governs the total drain current, and two types of behavior can be found. First, in the linear region ($V_G - V_{TH} > V_{DS}$), the model reduces to $I_{DS} \approx (\mu C_{eff}/L)(V_G - V_{TH} - V_{DS}/2)V_{DS}$. Second, in the saturation region ($V_G - V_{TH} < V_{DS}$), it reduces to $I_{DS} \approx (\mu C_{eff}/2L)(V_G - V_{TH})^2$. $V_G - V_{TH}$ is the drain voltage needed to pinch off the channel in the drain region, and it determines the saturation condition in JL FETs [2], [5]. For a small V_{DS} and in the flatband condition, the drain current is approximately given by $I_{DS} \approx \mu q N_{si} \pi R^2 V_{DS}/L$. This is the current expression for a resistor ($I = V/R$), which is independent of t_{ox} [1]. This is different from the case of IM FETs, where the current depends on t_{ox} for any bias conditions [3]. In the saturation region and in the flatband condition, the drain current is given by $I_{DS} \approx \mu(qN_{si}\pi R^2)^2/(2C_{eff}L)$, which depends on t_{ox} . Its dependence at this bias is opposite to that of conventional IM FETs [3]. For a gate voltage higher than V_{FB} , the bulk and surface current mechanisms govern the total drain current, and three types of behavior can be found. First, for $V_G - V_{TH} > V_{DS}$ and $V_G - V_{FB} > V_{DS}$, the drain current is given by $I_{DS} \approx (\mu C_{ox}/L)(V_G - V_{on} - V_{DS}/2)V_{DS}$. Note that, at this bias, the charge is accumulated on the surface of the channel from the source to the drain region. Second, for $V_G - V_{TH} > V_{DS}$ and $V_G - V_{FB} < V_{DS}$, the drain current is given by $I_{DS} \approx (\mu C_{ox}/L)(V_G - V_{on} - V_{DS}/2)V_{DS} + (\mu C_c/2L)(V_G - V_{FB})^2$. At this bias, a semidepletion

condition occurs near the drain side, and accumulation occurs in the source side. Third, for $V_G - V_{TH} < V_{DS}$ and $V_G - V_{FB} < V_{DS}$, the drain current is given by $I_{DS} \approx (\mu C_{eff}/2L)(V_G - V_{TH})^2 + (\mu C_c/2L)(V_G - V_{FB})^2$. Here, the channel at the drain side experiences a pinchoff condition, and it is accumulated at the source region. These six types of behavior are also found in accumulation mode FETs [14].

In conclusion, a nonpiecewise drain current model for long-channel JL CN FETs has been proposed. It continuously represents both the bulk and surface currents without any fitting parameters for all regions of the device operation, including the subthreshold, linear, and saturation regions. In addition, the model was reduced to simple expressions that explain the working principle of JL CN FETs for each operation region. JL CN FETs showed different behaviors from those of conventional IM FETs. The presented model is well suited to be a core model for JL CN FETs, which can be expressed in an explicit form and be further improved by adding more physical effects such as short-channel effects, mobility field dependence, quantum effects, parasitic resistance effects, thermal noise, etc.

REFERENCES

- [1] J.-P. Colinge, C.-W. Lee, A. Afzalian, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A.-M. Kelleher, B. McCarthy, and R. Murphy, "Nanowire transistors without junctions," *Nat. Nanotechnol.*, vol. 5, no. 3, pp. 225–229, Mar. 2010.
- [2] J. P. Duarte, S.-J. Choi, D.-I. Moon, and Y.-K. Choi, "Simple analytical bulk current model for long-channel double-gate junctionless transistors," *IEEE Electron Device Lett.*, vol. 32, no. 6, pp. 704–706, Jun. 2011.
- [3] D. Jimenez, B. Iniguez, J. Sune, L. F. Marsal, J. Pallares, J. Roig, and D. Flores, "Continuous analytic I - V model for surrounding-gate MOSFETs," *IEEE Electron Device Lett.*, vol. 25, no. 8, pp. 571–573, Aug. 2004.
- [4] B. Soree, W. Magnus, and G. Pourtois, "Analytical and self-consistent quantum mechanical model for a surrounding gate MOS nanowire operated in JFET mode," *J. Comput. Electron.*, vol. 7, no. 3, pp. 380–383, Sep. 2008.
- [5] B. Soree and W. Magnus, "Silicon nanowire pinch-off FET: Basic operation and analytical model," in *Proc. Ultimate Integr. Silicon*, 2009, pp. 245–248.
- [6] D. Xiao, M. Chi, D. Yuan, X. Wang, Y. Yu, H. Wu, and J. Xie, "A novel accumulation mode GAAC FinFET transistor: Device analysis, 3D TCAD simulation and fabrication," *ECS Trans.*, vol. 18, no. 1, pp. 83–88, 2009.
- [7] E. Gnani, A. Gnudi, S. Reggiani, and G. Baccarani, "Theory of the junctionless nanowire FET," *IEEE Trans. Electron Devices*, vol. 58, no. 9, pp. 2903–2910, Sep. 2011.
- [8] J.-M. Sallese, N. Chevillon, C. Lallement, B. Iniguez, and F. Pregelidny, "Charge-based modeling of junctionless double-gate field-effect transistors," *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp. 2628–2637, Aug. 2011.
- [9] J. P. Duarte, S.-J. Choi, and Y.-K. Choi, "A full-range drain current model for double-gate junctionless transistors," *IEEE Trans. Electron Devices*, vol. 58, no. 12, pp. 4219–4225, Dec. 2011.
- [10] B. Yu, H. Lu, M. Liu, and Y. Taur, "Explicit continuous models for double-gate and surrounding-gate MOSFETs," *IEEE Trans. Electron Devices*, vol. 54, no. 10, pp. 2715–2722, Oct. 2007.
- [11] H. C. Pao and C. T. Sah, "Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors," *Solid State Electron.*, vol. 9, no. 6, pp. 927–937, Jun. 1966.
- [12] *Atlas User's Manual: Device Simulation Software*, SILVACO Int., Santa Clara, CA, 2008.
- [13] C. P. Auth and J. D. Plummer, "Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFETs," *IEEE Electron Device Lett.*, vol. 18, no. 2, pp. 74–76, Feb. 1997.
- [14] J. Colinge, "Conduction mechanisms in thin-film accumulation-mode SOI p-channel MOSFETs," *IEEE Trans. Electron Devices*, vol. 37, no. 3, pp. 718–723, Mar. 1990.