# Fabrication of InGaAs-on-Insulator Substrates Using Direct Wafer-Bonding and Epitaxial Lift-Off Techniques

Seong Kwang Kim, Jae-Phil Shim, Dae-Myeong Geum, Chang Zoo Kim, Han-Sung Kim, Jin Dong Song, Sung-Jin Choi, Dae Hwan Kim, *Senior Member, IEEE*, Won Jun Choi, Hyung-Jun Kim, Dong Myong Kim, *Member, IEEE*, and Sanghyeon Kim, *Member, IEEE* 

Abstract—Defect less semiconductor-on-insulator (-OI) by a cost-effective and low-temperature process is strongly needed for monolithic 3-D integration. Toward this, in this paper, we present a cost-effective fabrication of the indium gallium arsenide-OI structure featuring the direct wafer bonding (DWB) and epitaxial lift-off (ELO) techniques as well as the reuse of the indium phosphide donor wafer. We systematically investigated the effects of the prepatterning of the III-V layer before DWB and surface reforming (hydrophilic) to speed up the ELO process for a fast and high-throughput process, which is essential for cost reduction. This method provides an excellent crystal quality of In<sub>0.53</sub>Ga<sub>0.47</sub>As on Si. Crystal quality of the film was evaluated using Raman spectra, and transmission electron microscope. Finally, we achieved good electrical properties of In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI metal-oxide-semiconductor field-effecttransistors fabricated through the proposed DWB and ELO.

Manuscript received February 23, 2017; revised June 2, 2017; accepted June 23, 2017. Date of publication July 12, 2017; date of current version August 21, 2017. This work was supported in part by the National Research Foundation of Korea (NRF) grant funded by the Korean government (MSIP) under Grant 2016R1A5A1012966, and Grant 2017R1A2B4007820, and in part by the NRF under Grant 2015004870, in part by the Korea Institute of Science and Technology (KIST) Institutional Program, KIST, under Grant 2E27160, and in part by the Korea and the Future Semiconductor Device Technology Development Program under Grant 10052962 funded by the Ministry of Trade, Industry and Energy. The review of this paper was arranged by Editor S. Rajan. (*Corresponding authors: Dong Myong Kim; Sanghyeon Kim.*)

S. K. Kim is with the Center for Opto-Electronic Materials and Devices, Korea Institute of Science and Technology, Seoul 02792, South Korea, and also with Kookmin University, Seoul 02707, South Korea.

J.-P. Shim and H.-J. Kim are with the Center for Spintronics, Korea Institute of Science and Technology, Seoul 02792, South Korea.

D.-M. Geum is with the Center for Opto-Electronic Materials and Devices, Korea Institute of Science and Technology, Seoul 02792, South Korea, and also with the Department of Materials Science and Engineering, Seoul National University, Seoul 151-742, South Korea.

C. Z. Kim is with the Korea Advanced Nanofab Center, Suwon 16229, South Korea.

H.-S. Kim is with the Center for Spintronics, Korea Institute of Science and Technology, Seoul 02792, South Korea, and also with the KU-KIST Graduate School of Converging Science and Technology, Korea University, Seoul 02841, South Korea.

J. D. Song, W. J. Choi, and S. Kim are with the Center for Opto-Electronic Materials and Devices, Korea Institute of Science and Technology, Seoul 02792, South Korea (e-mail: sh-kim@kist.re.kr).

S.-J. Choi, D. H. Kim, and D. M. Kim are with Kookmin University, Seoul 02707, South Korea (e-mail: dmkim@kookmin.ac.kr).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2017.2722482

Index Terms—III–V, III–V compound semiconductor, epitaxial lift-off (ELO), indium gallium arsenide (InGaAs), InGaAs-on-insulator (OI), metal-oxide-semiconductor field-effect-transistors (MOSFETs), wafer bonding.

## I. INTRODUCTION

**D**OR many decades, development of the Si-based **C** complementary- metal-oxide-semiconductor (CMOS) technology has been achieved by scaling down of devices. Now, physical limitations such as short-channel effects are confronting Si-based CMOS industry, indicating that simple scaling strategy is no more effective to enhance the device performance [1], [2]. Monolithic 3-D (M3-D) integration is a promising pathway to reduce the interconnect delay and increase the transistor density [3]-[6]. Consequently, it can reduce the power density of the chip which allows the ultimate power scaling [3]-[7]. However, the current technology has technological challenges as shown in Fig. 1, which requires low-temperature process for the fabrication of the top field-effect-transistor (FET) as well as low-cost process [3], [9]-[14]. This is an inevitable tradeoff between the performance of top FETs and lowering the process temperature to use Si-based channel materials. It is because the process temperature for top FET should be low enough to avoid the thermal damage in formerly fabricated bottom FETs, whereas it requires quite high process temperature to ensure the high performance of top FETs [13], [14]. On the other hand, a process temperature of III-V [such as indium gallium arsenide (InGaAs)] FETs is typically quite low (<400 °C), which induces no effect on the bottom FET and the interconnect metallization. Furthermore, In-rich InGaAs is expected to be the most attractive channel for the next-node transistors due to its high electron mobility [7], [15]–[19]. Recent studies demonstrated high-performance InGaAs-on insulator (-OI) metal-oxide-semiconductor FETs (MOSFETs), which are highly scalable and the most straightforward device structure for M3-D implementation [19], [20]. From the viewpoint of mass production, the current key issue is a cost-effective integration of III-V materials on a Silicon (Si) platform. There were many attempts such as direct growth on Si [15], direct wafer bonding (DWB) [21], [22], and aspect ratio trapping [23]. However, growth-based methods suffer

0018-9383 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



Fig. 1. Schematic of the M3-D integration and its integration challenge of process temperature, which can be overcome using III–V semiconductor.



from the defect control due to the large lattice mismatch between III–V and Si. DWB is a promising technique for good epitaxial quality, whereas many studies use high-cost process such as etch-out of the donor substrate [21], [22]. Even though Czornomaz *et al.* [7] demonstrated the smart-cut technique for InGaAs-OI fabrication, this also requires many process sequences such as ion implantation and chemical–mechanical polishing process [8].

On the other hand, DWB which is accomplished by the epitaxial lift-off (ELO) seems to be a very promising approach for high-quality III-V-OI/Si as well as a low-cost process by reuse of the donor wafer. However, conventional ELO techniques have been studied using a GaAs donor wafer to use lattice-matched sacrificial layer of Aluminum arsenide (AlAs) [24]–[28], resulting in difficulty, in the use of In-rich InGaAs material due to the 7% lattice mismatch between GaAs and InAs. Also, many studies with GaAs donor wafer showed very long processing time (low throughput) due to long lateral etching distance and hydrophobic surfaces due to the difficulty of  $H_2$  bubble release and etching solution flow. There is some study on ELO of epitaxial layer grown on indium phosphide (InP) with AlAs sacrificial layer [29], but ELO study on InP substrate is very limited. In their work, they also issued the long ELO time, which is typical drawback/limitation of ELO process. Therefore, they mounted a 13-g weight on the plastic substrate to increase the gap between epitaxial layer and InP and enhance the ELO speed. However, here, it should be noted that this approach cannot be directly applied to fabricate In<sub>0.53</sub>Ga<sub>0.47</sub>As transistor on Si, because Si substrate is rigid and is almost impossible to band it to enhance ELO speed. We also reported DWB and ELO process using Y<sub>2</sub>O<sub>3</sub> and AlAs sacrificial layers, respectively [30]. However, our previous study demonstrated limited analysis of the epitaxial layer quality before and after DWB and ELO. Also, etching mechanism itself was not sufficiently explained and analyzed, yet.

Therefore, in this paper, we focused more on the investigation of channel layer quality and electrical properties with respect to the thickness of AlAs sacrificial layer ( $T_{AlAs}$ ). To deeply investigate the quality of channel layer, we used several analysis technique such as atomic force microscopy (AFM) and transmission electron microscope (TEM).

To fully utilize the benefit of M3-D with the InGaAs channel, we developed the DWB and ELO techniques to

Fig. 2. Process flow for the  $In_{0.53}Ga_{0.47}As$ -OI wafer fabrication through the proposed wafer-bonding technique, which can significantly reduce the wafer cost by reusing of the separated donor wafer.

form the InGaAs layer on Si substrates as shown in Fig. 2. Here, we also developed the growth of the AlAs sacrificial layer on the InP donor substrate. We demonstrate InGaAs-OI MOSFETs on a Si substrate using the DWB and ELO processes with an InP donor wafer and an AlAs sacrificial layer. For high throughput, prepatterning of the III-V layer before DWB was carried out [28]. Also, we systematically investigated the ELO behavior with various  $T_{AlAs}$ , which is a critical parameter for the ELO time, the InGaAs quality, and the different etchants. From this, we provided the design principle of fabrication process to speed up the ELO process considering various physical conditions. As a result, the proposed method provides high throughput of In-rich InGaAs-OI/Si wafer and high quality of the InGaAs channel. Also, the proposed method provides an integration pathway for cost-effective M3-D using the high-quality InGaAs layer.

## II. FABRICATION OF In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI/SI WAFER AND EVALUATION OF FILM QUALITY

An In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI/Si wafer was fabricated by DWB and ELO as shown in Fig. 2. First of all, In<sub>0.53</sub>Ga<sub>0.47</sub>As (15 nm, undoped)/AlAs (sacrificial layers) layers were epitaxially grown on InP substrate by a metal organic chemical vapor deposition. Here, T<sub>AlAs</sub> was varied to 1, 2, 5, and 10 nm to investigate the In<sub>0.53</sub>Ga<sub>0.47</sub>As quality and the ELO time. Subsequently, a 10-nm-thick Y<sub>2</sub>O<sub>3</sub> layers were deposited both on III-V(In<sub>0.53</sub>Ga<sub>0.47</sub>As/AlAs/InP) and on Si wafers, respectively. Before DWB, donor wafers were prepatterned for a fast ELO via efficient gas bubble (product during etching) release and increase in the exposed area of the AlAs sacrificial layer [31]. Here, the pattern size was fixed to be  $100 \times 100 \ \mu m^2$ . Then,  $Y_2O_3/In_{0.53}Ga_{0.47}As/AlAs/InP$ substrate and Y2O3/Si substrate were bonded to each other in the air with a prior surface activation by  $O_2$  plasma. Finally, In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI /Si substrates and InP donor wafer were separated by the selective etching of the AlAs layer in the HF-based solution.

Fig. 3(a)–(c) shows an AFM image of the surface of asgrown In<sub>0.53</sub>Ga<sub>0.47</sub>As/AlAs (2, 5, 10 nm)/InP substrate before the DWB. The samples with  $T_{AlAs} = 2$  and 5 nm show very flat surface with a root mean square ( $R_{rms}$ ) value = 0.11 and 0.18 nm, respectively. However, the sample with



Fig. 3. AFM images of the  $In_{0.53}Ga_{0.47}As$  surface on AIAs/InP before bonding with  $T_{AIAs} = (a) 2 \text{ nm}$ , (b) 5 nm, and (c) 10 nm. AFM images of the  $In_{0.53}Ga_{0.47}As$  surface immediately after bonding with  $T_{AIAs} = (d) 2 \text{ nm}$ , (e) 5 nm, (f) 10 nm, and after cleaning with  $T_{AIAs} = (g) 2 \text{ nm}$ , (h) 5 nm, (i) 10 nm and (j)  $R_{rms}$  value of the  $In_{0.53}Ga_{0.47}As$  surface before bonding, after bonding, and after cleaning of samples.

 $T_{AlAs} = 10$  nm shows a rough surface with an  $R_{rms}$  value = 0.65 nm due to the large lattice mismatch between the InP substrate and the AlAs layer. Fig. 3(d)-(f) shows AFM images of the surface of In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI after DWB and ELO. In<sub>0.53</sub>Ga<sub>0.47</sub>As surfaces were roughened shortly after ELO process due to the residue formed by etching reaction of AlAs layers for the sample with  $T_{A1As}$  less than 5 nm. When AlAs layer etched by HF solution, an etching residue was formed, such as AlF<sub>3</sub> and As<sub>2</sub>O<sub>3</sub>. These have not good aqueous solubility, which cause to high surface roughness shortly after ELO process [24], [32]. Here, because of fast ELO in the sample with  $T_{AlAs} = 10$  nm, a surface roughening was not observed. However, the flat and clean surface with an  $R_{\rm rms}$  value was obtained after the HCl cleaning as shown in Fig. 3(g)-(i).  $In_{0.53}Ga_{0.47}As$  layers transferred to  $T_{A1As} = 2$  and 5 nm show a very smooth surface with a small  $R_{\rm rms} = 0.21$  and 0.22 nm, respectively. Fig. 3(j) shows  $R_{\rm rms}$  value of the In<sub>0.53</sub>Ga<sub>0.47</sub>As surface before and after bonding as well as after cleaning of the samples.

To investigate the  $In_{0.53}Ga_{0.47}As$  quality, we measured the Raman spectra of In<sub>0.53</sub>Ga<sub>0.47</sub>As/AlAs/InP substrate with different  $T_{AlAs}$  before the DWB, as shown in Fig. 4(a). The  $In_{0.53}Ga_{0.47}As$  peak was quite sharp with  $T_{AlAs}$  < 5 nm, whereas a slightly broader peak was observed in the sample with  $T_{AlAs} = 10$  nm. Also,  $In_{0.53}Ga_{0.47}As$  peaks show a positive shift with an increase of  $T_{AlAs}$  (0, 2, 5, 10 nm) due to the compressive strain caused by the lattice mismatch between AlAs and In<sub>0.53</sub>Ga<sub>0.47</sub>As. After DWB and ELO process, as shown in Fig. 4(b), the Raman spectra of In<sub>0.53</sub>Ga<sub>0.47</sub>As/Y<sub>2</sub>O<sub>3</sub>/Si substrate shows both sharp peaks of In<sub>0.53</sub>Ga<sub>0.47</sub>As and Si, indicating successful fabrication of high-quality In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI on Si substrates. Fig. 5 shows the cross-sectional TEM images of samples right after the epitaxial growth. Fig. 5(a) shows a clean interface between AlAs and In<sub>0.53</sub>Ga<sub>0.47</sub>As layers without visible defects or dislocations. Fig. 5(b) also shows clean interface between AlAs and In<sub>0 53</sub>Ga<sub>0.47</sub>As layers.



Fig. 4. (a) Raman spectra of  $In_{0.53}Ga_{0.47}As/AIAs/InP$  substrate with different  $T_{AIAs}$  before the DWB and (b) Raman spectra of  $In_{0.53}Ga_{0.47}As/Y_2O_3/Si$  substrate after bonding.



Fig. 5. Cross-sectional TEM image of  $In_{0.53}Ga_{0.47}As/AlAs/InP$  with  $T_{AlAs} = (a) 2 \text{ nm}$ , (b) 5 nm, and (c) 10 nm. While samples with  $T_{AlAs} = 2$  and 5 nm show excellent crystal quality, the sample with  $T_{AlAs} = 10 \text{ nm}$  shows many threading dislocations. (d) Extracted number of threading dislocations with  $T_{AlAs} = 2$ , 5, and 10 nm, which indicates process window of  $T_{AlAs}$  less than 5 nm.

Fig. 5(c) shows misfit dislocation lines from AlAs to  $In_{0.53}Ga_{0.47}As$ , which would be caused by the large lattice mismatch. From the image, the poor electrical characteristics of  $In_{0.53}Ga_{0.47}As$  grown on  $T_{AlAs}$  of 10 nm were expected. The number of dislocations seen in TEM is summarized in Fig. 5(d), indicating process window of  $T_{AlAs}$  and ensuring that high crystal quality was less than 5 nm. Cross-sectional TEM image of the fabricated In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI on Si substrate from the sample with  $T_{AlAs} = 5$  nm is shown in Fig. 6. The TEM shows very uniform In<sub>0.53</sub>Ga<sub>0.47</sub>As layer on Y<sub>2</sub>O<sub>3</sub> on Si substrates. High-resolution image shows excellent crystal quality and successful DWB behavior with a nearly indistinguishable bonding interface. EDX profiles also confirmed sharp interface and material structure. As from the Raman spectra (Fig. 4), these results suggest that bonded In<sub>0.53</sub>Ga<sub>0.47</sub>As films on Si have no residual strain in the film.

## III. DISCUSSION ON THE IMPACTING FACTOR ON ELO TIME

To understand and make the ELO fast, the etching mechanisms for improved reaction speed are investigated. The etching mechanism of the AlAs layer by the HF-based solution



Fig. 6. Cross-sectional TEM image of In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI on Si substrate. It shows excellent crystal quality and bonding interface. EDX profiles also clearly confirmed the sharp interface.

#### For fast ELO



Fig. 7. Schematic illustration of the AIAs etching process for fast ELO. It shows the necessity of high concentration of undissociated HF and hydrophilic surface with less etching residue. Also, it shows the relation of fast ELO at high pH, hydrophilic surface and  $t_{\text{Residue}}$  about InP and GaAs surface.

is shown in Fig. 7. To speed up the etching, it is important to achieve a high concentration of the undissociated HF, hydrophilic surface, and less amount of etching residues [33]. First, the etching reaction between AlAs and undissociated HF is preferred to enhance the ELO speed. Because, the reaction between AlAs and undissociated HF is a one-step process, whereas the reaction between AlAs and dissociated HF is a two-step process [32]. Therefore, to meet this requirement, etching solutions should show high pH values. Also, to make an efficient flow of the etchant and reaction product, a hydrophilic surface and less amount of etching residue is mandatory [24]. However, these were found to have a strong tradeoff relationship on the GaAs surface, which makes the ELO fundamentally slow. However, InP surface shows hydrophilic surface with less amount of etching residue in HF solutions with a high pH, resulting in a fast ELO process.

To investigate the effect of pH and surface condition, we measured the solution dependence of pH, thickness of the etching residue ( $t_{\text{Residue}}$ ), contact angle, and ELO time using an HF-based solution diluted with different substances as shown in Fig. 8. Here,  $t_{\text{Residue}}$  was measured by ellipsometry after dipping the sample in each HF-based solution for 6 h.



Fig. 8. Characteristics of solution dependence of (a) and (b) pH, (c) and (d)  $t_{\text{Residue}}$ , (e) and (f) contact angle, and (g) and (h) ELO time using HF-based solution diluted with different substances for InP and GaAs, respectively.



Fig. 9. (a)  $T_{AIAS}$  dependence of the ELO time for separation of the InP from In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI/Si in HF solution. (b) Pattern area dependence of the ELO time with a spacing of 100  $\mu$ m. (c) Pattern spacing dependence of the ELO time with a fixed pattern area of 2500  $\mu$ m<sup>2</sup>.

HF solution with high pH (HF:DIW than HF:acetone and HF:IPA) is clearly observed with a short ELO time on the InP surface contrary to the GaAs surface [24]. It is due to the



Fig. 10. (a) Transfer. (b) Output characteristics of bottom-gate  $In_{0.53}Ga_{0.47}As$ -OI MOSFETs with  $L_g = 56 \ \mu$ m. Transfer curves show high on/off ratio of 10<sup>5</sup>. Output curves also show good current saturation.



We also observed a physical-dimension dependence of  $T_{AlAs}$  and prepattern before DWB, which are also critical for fast ELO process.  $T_{AlAs}$  dependence of ELO time is shown in Fig. 9(a). Faster ELO was observed with thicker  $T_{AlAs}$ , whereas the process window of  $T_{AlAs}$  in terms of layer quality is quite thin considering the large lattice mismatch-induced surface roughening. These results indicate that an



Fig. 11. (a) Transfer curves. (b) Mobility characteristics of  $In_{0.53}Ga_{0.47}As$ -OI MOSFETs using transferred  $In_{0.53}Ga_{0.47}As$  using InP donor wafer with  $T_{AIAs}$  of 1, 2, 5, and 10 nm.

appropriate design of  $T_{AlAs}$  is important to achieve both fast ELO process and good layer quality. To confirm the possibility of transferring a dense pattern, we also investigated the ELO time dependence of the prepatterned area and spacing in Fig. 9(b) and (c). Here, we changed the prepatterned area and spacing area. The prepatterned area was varied to be  $50 \times 50$ ,  $100 \times 100$ , and  $200 \times 200 \ \mu m^2$  with a fixed spacing of 100  $\mu$ m. Also, spacing between patterns was varied to be 5, 20, and 100  $\mu$ m with a fixed prepatterned area of  $50 \times 50 \ \mu m^2$ . We found that the ELO time strongly depends on the prepattern size. ELO time was significantly decreased with a decrease in the prepatterned area. Prepatterned area of 50  $\times$  50  $\mu$ m<sup>2</sup> sample showed the fastest ELO time as fast as 8 min as shown in Fig. 9(b). On the other hand, the sample with narrow spacing between patterns showed slower ELO time as shown in Fig. 9(c), showing that there is a tradeoff between reduction in the pattern spacing and the ELO time. These results clearly indicate that the pattern design for prepatterning before the DWB is important for both a dense pattern transfer and a fast ELO process.

## IV. ELECTRICAL CHARACTERIZATION OF In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI MOSFETs

To investigate the electrical characteristics of the transferred In<sub>0.53</sub>Ga<sub>0.47</sub>As layer, we fabricated bottom-gate In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI MOSFETs with Ni source/drain (S/D). Here, from the analysis of electrical properties of longchannel MOSFETs, the layer quality of transferred layer can be validated, whereas Raman, TEM can only show the information of small area of the sample. The device consisted of a 15-nm-thick In<sub>0.53</sub>Ga<sub>0.47</sub>As channel (unintentionally doped)/20-nm-thick Y<sub>2</sub>O<sub>3</sub> gate oxide/Si with doping concentration  $N_D \sim 1 \times 10^{19}$  cm<sup>-3</sup>. The final device structure is shown in the inset of Fig. 10(a). First, device isolation was carried out by the mesa etching process with Al2O3 field oxide. Then, Ni was deposited for S/D contacts by the electron beam evaporator, followed by thermal annealing at 250 °C for 1 min in an  $N_2$  ambient. Fig. 10(a) and (b) shows transfer and output curves of the bottom-gate In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI MOSFETs with a gate length  $L_G = 56 \ \mu m$ , fabricated from



Fig. 12. Comparison with mobility at high-field region and  $I_{OFF}$  as a function with  $T_{AIAs}$  of 1, 2, 5, and 10 nm.

the sample with a  $T_{AlAs} = 5$  nm. We obtained good transfer curves with a steep subthreshold slope (SS) of 150 mV/dec and high on/off ratio of 10<sup>5</sup>. Also, a clear current saturation was observed in the output curves in Fig. 10(b). Fig. 11(a)shows drain current  $(I_{DS})$ -gate voltage  $(V_{GS})$  transfer curves of  $In_{0.53}Ga_{0.47}As$ -OI MOSFETs from  $T_{A1As} = 1, 2, 5$ , and 10 nm. Steep transfer behaviors were observed in the sample from thin  $T_{A1As}$  less than 5 nm, whereas the transfer curves from the sample with a  $T_{AlAs} = 10$  nm shows large SS due to poor layer quality and uniformity. On the other hand,  $I_{DS}-V_{GS}$ curve transferred from  $T_{A1As} = 1$  and 2 nm shows larger OFF-current than that from  $T_{AlAs} = 5$  nm. This is because In<sub>0.53</sub>Ga<sub>0.47</sub>As layers were damaged by HF solutions during a long time process of ELO. As mentioned in Section III, an etching residue of As film after dipping the sample in HF solution for a long time was produced by the reaction between GaAs and HF. Finally, after air exposure, As film is changed to As<sub>2</sub>O<sub>3</sub> or As<sub>2</sub>O<sub>5</sub> by the reaction with H<sub>2</sub>O in the air [32]. Although  $As_2O_3$  or  $As_2O_5$  are partially removed by HCl solution and it shows good surface morphology as shown in Fig. 3, but complete removal of  $As_2O_3$  or  $As_2O_5$  by HCl solution is quite difficult [38]. We think that remaining arsenic oxide and related trap caused the surface leakage current and we believe that this can be eliminated using another surface cleaning solution such as NH4OH or adding surface protection layer of InP between In<sub>0.53</sub>Ga<sub>0.47</sub>As channel and AlAs.

The effective mobility ( $\mu_{eff}$ ) characteristics of each sample are shown in Fig. 11(b) as a function of sheet charge carrier density ( $N_s$ ). As expected from the transfer curves,  $\mu_{eff}$  of the samples from  $T_{AlAs} = 1, 2, and 5 nm$  show higher values than that from  $T_{AlAs} = 10$  nm. Fig. 12 summarized  $\mu_{eff}$  of the In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI MOSFETs at  $N_s = 8 \times 10^{12}$  cm<sup>-2</sup> and OFF-current density at  $V_{GS} = -1$  V as a function of  $T_{AlAs}$ . We obtained similar  $\mu_{eff}$  in  $T_{AlAs}$  with 1, 2, 5 nm, whereas the sample transferred from  $T_{A1As}$  of 10 nm shows lower  $\mu_{eff}$ than other samples due to the poor channel quality caused by the lattice mismatch between In<sub>0.53</sub>Ga<sub>0.47</sub>As and AlAs layers. Also, the sample transferred from  $T_{AlAs} = 5$  nm shows the lowest OFF-current density, thanks to the fast ELO process without any damage during the ELO process shown in the sample with  $T_{AlAs}$  of 1 and 2 nm. Considering the thick EOT (20-nm-thick Y2O3) and unpassivated/-optimized process, further improvement is still possible. It should be noted that these results highlight the first successful operation

 TABLE I

 BENCHMARK OF THE INTEGRATION METHOD OF

 III-V MATERIAL ON SI SUBSTRATES

	DWB (grown on III-V Sub.) [21]	DWB (grown on Si Sub.) [22]	ART [23]	CELO [39]	This work
Wafer size > 300 mm	×	•	•	•	•
Cost	High	Medium	Low	Low	Low
Growing method	III-V/III-V Sub.	III-V/thick buffer/ Si Sub.	III-V/buffer/Si Sub.	Lateral growth	III-V/III-V Sub.
Channel layer quality	•			•	•
Back interface control	•	•	×	×	•
SCEs control	UTB or Fin	UTB or Fin	Fin	UTB or Fin	UTB or Fin

TABLE II COMPARISON OF ELO TECHNIQUES WITH OTHER GROUPS

	IBM T.J. Watson [24]	U. Michigan [26]	U. National Chung Hsing [27]	AIST [28]	This work
Donor substrate	GaAs	GaAs	GaAs	GaAs, Ge	InP
ELO time	8 hours	5 hours	3 hours	5 hours	20 min
Sacrificial layer	InAlP (100 nm)	AlAs (20 nm)	AlAs (20 nm)	AlAs (5-150 nm)	AlAs (5 nm)
Application	LED, MOScap, Solar cell	LED, MESFETs, Solar cell	Solar cell	CMOS	CMOS

of In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI MOSFETs fabricated by DWB and ELO. $T_{AlAs}$ -dependence of the donor wafer on the electrical properties of In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI MOSFETs indicates that high film quality was achieved using the proposed method with  $T_{AlAs}$  < 5 nm as shown in Fig. 12. Finally, Table I summarizes various integration schemes of III-V on Si, showing that the proposed scheme provides high-quality III-V integration on Si with a cost-effective process [21]–[23], [39]. Moreover, the ELO techniques are comparatively benchmarked in Table II [24]-[28]. The proposed integration scheme provides a high-quality In<sub>0.53</sub>Ga<sub>0.47</sub>As-OI with the highest throughput (fast ELO) and the most cost-effective process (thin AlAs). If we estimate the etching rate of AlAs by HF, it would be around 5  $\mu$ m/min (100  $\mu$ m for 20 min). It seems to be long compared with the fastest etching rate of 14.3  $\mu$ m/min in [33]. However, it should be noted that in our ELO process, all of the patterns with a pattern size of  $100 \times 100 \ \mu m^2$  are simultaneously etched in the HF solution; thereby the throughput of ELO process is quite high if we compare the ELO time with a large wafer size. Also, other studies reporting that all relatively fast ELO process uses flexible carrier to increase the ELO speed, but our work report the fastest process of film transfer from rigid substrate (InP) to rigid substrate (Si).

### V. CONCLUSION

We developed the ELO techniques to from high-quality  $In_{0.53}Ga_{0.47}As$ -OI structure on Si for M3-D integration. We also first demonstrated  $In_{0.53}Ga_{0.47}As$ -OI MOSFETs on Si using the developed ELO technique, which employed prepatterning before DWB and InP donor wafer. We systematically investigated the effect of  $T_{AlAs}$  on epitaxial  $In_{0.53}Ga_{0.47}As$  film and ELO behaviors with various HF solutions (pH) and surface states (GaAs vs. InP). We found that InP surface is more favorable for fast ELO than GaAs, which is the material system ELO typically used. Using DWB and ELO,  $In_{0.53}Ga_{0.47}As$ -OI shows excellent film quality and good electrical properties. This ELO concept is promising to provide a cost-effective III–V M3-D integration scheme on the Si platform for the next-generation logic applications.

#### REFERENCES

- R. Divakaruni and V. Narayanan, "Challenges of 10 nm and 7 nm CMOS for server and mobile applications," *ECS Trans.*, vol. 72, no. 3, pp. 3–14, May 2016.
- [2] J. Hoentschel and A. Wei, "From the present to the future: Scaling of planar VLSI-CMOS devices towards 3D-FinFETs and beyond 10nm CMOS technologies; Manufacturing challenges and future technology concepts," in *Proc. China Semiconductor Technol. Int. Conf.*, Mar. 2015, pp. 1–4.
- [3] C. B. Zota, L.-E. Wernersson, and E. Lind, "Single suspended InGaAs nanowire MOSFETs," in *IEDM Tech. Dig.*, Dec. 2015, pp. 31.4.1–31.4.4.
- [4] P. Batude et al., "Advances in 3D CMOS sequential integration," in IEDM Tech. Dig., Dec. 2009, pp. 1–4.
- [5] M. M. Shulaker *et al.*, "Monolithic 3D integration of logic and memory: Carbon nanotube FETs, resistive RAM, and silicon FETs," in *IEDM Tech. Dig.*, Dec. 2014, pp. 27.4.1–27.4.4.
- [6] D.-H. Kim et al., "High-performance III–V devices for future logic applications," in IEDM Tech. Dig., Dec. 2014, pp. 25.2.1–25.2.4.
- [7] L. Czornomaz *et al.*, "An integration path for gate-first UTB III–V-on-insulator MOSFETs with silicon, using direct wafer bonding and donor wafer recycling," in *IEDM Tech. Dig.*, Dec. 2012, pp. 23.4.1–23.4.4.
- [8] J. M. Zahler, K. Tanabe, C. Ladous, T. Pinnington, F. D. Newman, and H. A. Atwater, "High efficiency InGaAs solar cells on Si by InP layer transfer," *Appl. Phys. Lett.*, vol. 91, no. 1, p. 012108, Jul. 2007.
- [9] D. Gitlin, M. Vinet, and F. Clermidy, "Cost model for monolithic 3D integrated circuits," in *Proc. S3S Conf.*, Oct. 2016, pp. 1–2.
- [10] P. Batude, "3D monolithic integration: An alternative path towards CMOS scalability," in Proc. IEEE Semiconductor Interface Specialists Conf. (SISC) Tutorial, Dec. 2014.
- [11] M. Vinet *et al.*, "Opportunities brought by sequential 3D CoolCube integration," in *Proc. Solid-State Device Res. Conf. (ESSDERC)*, Sep. 2016, pp. 226–229.
- [12] D. Stow, I. Akgun, R. Barnes, P. Gu, and Y. Xie, "Cost and thermal analysis of high-performance 2.5D and 3D integrated circuit design space," in *Proc. IEEE Comput. Soc. Annu. Symp. VLSI ((ISVLSI))*, Jul. 2012, pp. 637–642.
- [13] C. Fenouillet-Beranger *et al.*, "Recent advances in low temperature process in view of 3D VLSI integration," in *Proc. S3S Conf.*, Oct. 2016, pp. 1–3.
- [14] R. Choi *et al.*, "Bonding based channel transfer and low temperature process for monolithic 3D integration platform development," in *Proc. S3S Conf.*, Oct. 2016, pp. 1–2.
- [15] M. L. Huang *et al.*, "In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFETs with high channel mobility and gate stack quality fabricated on 300 mm Si substrate," in *Proc. VLSI Symp.*, Jun. 2015, pp. T204–T205.
- [16] J. Lin, L. Czornomaz, N. Daix, D. A. Antoniadis, and J. A. del Alamo, "Ultrathin body InGaAs MOSFETs on III–V-on-insulator integrated with silicon active substrate (III–V-OIAS)," *IEEE Trans. Electron Devices*, vol. 63, no. 8, pp. 3088–3095, Aug. 2016.

- [17] V. Djara, V. Deshpande, M. Sousa, D. Caimi, L. Czornomaz, and J. Fompeyrine, "CMOS-compatible replacement metal gate InGaAs-OI FinFET with  $I_{ON}=156 \ \mu A/\mu m$  at  $V_{DD}=0.5$  V and  $I_{OFF}=100 \ nA/\mu m$ ," *IEEE Electron Devices Lett.*, vol. 37, no. 2, pp. 169–172, Feb. 2016.
- [18] J. Mo and X. Zhao, "Regrown source/drain based InGaAs MOSFET with Si<sub>3</sub>N<sub>4</sub> nitride spacer," *ECS J. Solid State Sci. Technol.*, vol. 5, no. 10, pp. Q257–Q259, Aug. 2016.
- [19] V. Deshpande *et al.*, "Advanced 3D monolithic hybrid CMOS with sub-50 nm gate inverters featuring replacement metal gate (RMG)-InGaAs nFETs on SiGe-OI fin pFETs," in *IEDM Tech. Dig.*, Dec. 2009, pp. 8.8.1–8.8.4.
- [20] K.-C. Yu, M.-L. Fan, P. Su, and C.-T. Chuang, "Evaluation of monolithic 3-D logic circuits and 6T SRAMs with InGaAs-n/Ge-p ultra-thin-body MOSFETs," *IEEE J. Electron Devices Soc.*, vol. 4, no. 2, pp. 76–82, Mar. 2016.
- [21] M. Yokoyama et al., "Extremely-thin-body InGaAs-on-insulator MOSFETs on Si fabricated by direct wafer bonding," in *IEDM Tech. Dig.*, Dec. 2010, pp. 3.1.1–3.1.4.
- [22] S. H. Kim *et al.*, "High performance InGaAs-on-insulator MOSFETs on Si by novel direct wafer bonding technology applicable to large wafer size Si," in *Symp. VLSI Technol. (VLSI-Technology), Dig. Techn. Papers*, Jun. 2014, pp. 1–2.
- [23] N. Waldron *et al.*, "Gate-all-around InGaAs nanowire FETS with peak transconductance of 2200 μS/μm at 50 nm Lg using a replacement fin RMG flow," in *IEDM Tech. Dig.*, Dec. 2015, pp. 31.1.1–31.1.4.
- [24] C.-W. Cheng, K.-T. Shiu, N. Li, S.-J. Han, L. Shi, and D. K. Sadana, "Epitaxial lift-off process for gallium arsenide substrate reuse and flexible electronics," *Nature Commun.*, vol. 4, Mar. 2013, Art. no. 1577.
- [25] J. Adams *et al.*, "Demonstration of multiple substrate reuses for inverted metamorphic solar cells," *IEEE J. Photovolt.*, vol. 3, no. 2, pp. 899–903, Apr. 2013.
- [26] K. Lee, J. D. Zimmerman, T. W. Hughes, and S. R. Forrest, "Nondestructive wafer recycling for low-cost thin-film flexible optoelectronics," *Adv. Funct. Mater.*, vol. 24, no. 27, pp. 4284–4291, Jul. 2014.
- [27] R.-H. Horng, F.-L. Wu, S.-L. Ou, and Y.-C. Kao, "High separation rate of epitaxial lift-off using hydrophilic solvent for III–V solar cell and reusable applications," in *Proc. IEEE 42nd Photovolt. Specialist Conf.* (*PVSC*), Jun. 2015, pp. 1–3.
- [28] E. Maeda *et al.*, "Wafer-scale layer transfer of GaAs and Ge onto Si wafers using patterned epitaxial lift-off," *Jpn. J. Appl. Phys.*, vol. 54, no. 3, p. 036505, Feb. 2015.
- [29] K. Lee, K.-T. Shiu, J. D. Zimmerman, C. K. Renshaw, and S. R. Forrest, "Multiple growths of epitaxial lift-off solar cells from a single InP substrate," *Appl. Phys. Lett.*, vol. 97, no. 10, p. 101107, Sep. 2010.
- [30] S. K. Kim *et al.*, "Cost-effective fabrication of In<sub>0.53</sub>Ga<sub>0.47</sub>As-oninsulator on Si for monolithic 3D via novel epitaxial lift-off (ELO) and donor wafer re-use," in *IEDM Tech. Dig.*, Dec. 2016, pp. 25.4.1–25.4.4.
- [31] D.-M. Geum *et al.*, "Ultra-high-throughput production of III–V/Si wafer for electronic and photonic applications," *Sci. Rep.*, vol. 6, pp. 20610-1–20610-10, Feb. 2016.
- [32] A. T. J. van Niftrik *et al.*, "HF species and dissolved oxygen on the epitaxial lift-off process of GaAs using AlAsP release layers," *J. Electrochem. Soc.*, vol. 155, no. 1, pp. D35–D39, Nov. 2007.
- [33] F.-L. Wu, S.-L. Ou, R.-H. Horng, and Y.-C. Kao, "Improvement in separation rate of epitaxial lift-off by hydrophilic solvent for GaAs solar cell applications," *Solar Energy Mater. Solar Cells*, vol. 122, pp. 233–240, Mar. 2014.
- [34] N. J. Smeenk *et al.*, "Arsenic formation on GaAs during etching in HF solutions: Relevance for the epitaxial lift-off process," *ECS J. Solid State Sci. Technol.*, vol. 2, no. 3, pp. P58–P65, Dec. 2013.
- [35] S. M. George and Y. Lee, "Prospects for thermal atomic layer etching using sequential, self-limiting fluorination and ligand-exchange reactions," ACS Nano, vol. 10, no. 5, pp. 4889–4894, May 2016.
- [36] A. G. Baca and C. I. H. Ashby, *Fabrication of GaAs Devices*. Stevenage, U.K.: IET Press, 2005, p. 306.
- [37] R. M. Barrer, *Diffusion In and Through Solids*. New York, NY, USA: Cambridge Univ. Press, 1941, p. 188.
- [38] R. Vos, S. Arnauts, T. Conard, A. Moussa, H. Struyf, and P. W. Mertens, "Wet chemical cleaning of InP and InGaAs," *Solid State Phenom.*, vol. 187, pp. 27–31, Apr. 2012.
- [39] L. Czornomaz et al., "Confined epitaxial lateral overgrowth (CELO): A novel concept for scalable integration of CMOS-compatible InGaAson-insulator MOSFETs on large-area Si substrates," in *Proc. VLSI Symp.*, Jun. 2015, pp. T172–T173.



Seong Kwang Kim received the B.S. and M.S. degrees in electrical engineering from Kookmin University, Seoul, South Korea, in 2015 and 2017, respectively, where he is currently pursuing the Ph.D. degree with the Department of Electrical Engineering.



Sung-Jin Choi received the M.S. and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 2012.

He is currently an Assistant Professor with the School of Electrical Engineering, Kookmin University, Seoul, South Korea.



Jae-Phil Shim received the M.S. and Ph.D. degrees from the Gwangju Institute of Science and Technology, Gwangju, South Korea, in 2011 and 2015, respectively.

He is currently a Post-Doctoral Researcher with the center for spintronics, Institute of Science and Technology, Korea Institute of Science and Technology, Seoul, South Korea.



Dae Hwan Kim (M'08–SM'12) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, South Korea, in 1996, 1998, and 2002, respectively.

He is currently an Associate Professor with the School of Electrical Engineering, Kookmin University, Seoul. His current research interests include nanoCMOS, oxide and organic thinfilm transistors, biosensors, and neuromorphic devices.



Dae-Myeong Geum received the B.S. degree from the Department of Electronic Engineering, Inha University, Incheon, South Korea, in 2012, and the M.S. degree from the School of Information and Communications, Gwangju Institute of Science and Technology, Gwangju, South Korea, in 2014. He is currently pursuing the Ph.D. degree with the Department of Materials Science and Engineering, Seoul National University, Seoul, South Korea.



Won Jun Choi was born in Seoul, South Korea. He received the B.S., M.S., and Ph.D. degrees in physics from Sogang University, Seoul, South Korea, in 1986, 1988, and 1996, respectively. He is currently with the Center for Opto-Electronic Materials and Devices, Korea Institute of Science and Technology, Seoul.



**Chang Zoo Kim** received the B.S. degree from the Department of Electro-Materials Science and Engineering, Kwang-Woon University, Seoul, South Korea, in 1998.

He was an Employee in SAMSUNG Electro-Mechanics Company from 1998 to 2005. Since 2005, he has been an Epi Process Researcher with the Korea Advanced Nano fab Center, Gwangju, South Korea.



**Hyung-Jun Kim** received the B.S. and M.S. degrees from SungKyunKwan University, Seoul, South Korea, in 1995 and 1997, respectively, and the Ph.D. degree in materials science and engineering from the University of California Los Angeles, Los Angeles, CA, USA, in 2003.

Since 2005, he has been a Principal Research Scientist with the Center for Spintronics, Korea Institute of Science and Technology, Seoul.



Han-Sung Kim received the B.S. degree in new material engineering from Korea University, Seoul, South Korea, in 2014. He is currently pursuing the Ph.D. degree with the KU-KIST Graduate School of Converging Science and Technology, Korea University, Seoul.

His current research interests include Spintronics, epitaxial growth, and CMOS devices.



**Dong Myong Kim** (S'86–M'88) received the B.S. (*magna cum laude*) and M.S. degrees in electronics engineering from Seoul National University, Seoul, South Korea, in 1986 and 1988, respectively, and the Ph.D. degree in electrical engineering from the University of Minnesota, Twin Cities, MN, USA, in 1993.

He has been with the School of Electrical Engineering, Kookmin University, Seoul, since 1993.



Jin Dong Song received the B.S. degree from Seoul National University, Seoul, South Korea, in 1995, and the M.S. and Ph.D. degrees from the Gwangju Institute of Science and Technology, Gwangju, South Korea, 1997 and 2002, respectively.

His graduate work examined MBE growth of 3–5 nanostructures for their application to optoelectronic devices. He is currently the Program Leader for the "Development of Low-Power Consumption III-V on Si Devices for the Post-Si Era."



Sanghyeon Kim (S'10–M'14) received the B.S., M.S., and Ph.D. degrees in electronic engineering from The University of Tokyo, Tokyo, Japan, in 2009, 2011, and 2014, respectively.

He joined the Korea Institute of Science and Technology, Seoul, South Korea, in 2014 where he is currently a Senior Researcher with the center for opto-electronic materials and devices.