

High-performance top-gated 99% semiconducting carbon nanotube network transistor with high device yield and uniformity

Bongsik Choi, Jinsu Yoon, Dong Myong Kim, Dae Hwan Kim, and Sung-Jin Choi*

School of Electrical Engineering, Kookmin University, Seoul 02707, Korea

Fax: +82-(2)-910-5543 E-mail address: sjchoiee@kookmin.ac.kr

Carbon nanotubes (CNTs) have been considered as an excellent channel material to build field-effect transistors (FETs) for future applications in integrated circuits (ICs) with exciting advantages as high speed, low power dissipation, and potential applications in flexible or transient electronics [1, 2]. In particular, the development of solution-processed CNTs with high semiconducting purity has allowed large-area deposition of CNT films, leading to extensive studies of CNT FETs in a variety of device structures [3, 4]. However, the CNT FETs usually suffer from low device yield and uniformity [5], originated from non-optimized fabrication processes. Fabrication of CNT FETs with high device yield and uniformity is necessary for designing and constructing complicated ICs.

In this work, we fabricated top-gated p-type FETs based on the 99% semiconducting CNT network thin films prepared from the solution-process, such as density-gradient ultracentrifugation (DGU). The fabricated CNT FETs presented high device yield and uniformity performances. Specifically, we used the 10-nm thick yttrium oxide (Y_2O_3 with the relative permittivity of 15, EOT: 2.6 nm) with excellent uniformity and insulativity as gate dielectric and palladium (Pd) was used as the contact to form good p-type contact in CNT FETs. Previously, high quality and uniform HfO_2 or Al_2O_3 deposited from atomic layer deposition (ALD) has been utilized as gate dielectric for top- or bottom-gated CNT FETs, but it has been reported that the growth of uniform thin high-k film directly onto the CNT surface was very difficult [6]. However, Y_2O_3 film used in this work showed excellent wetting with CNTs through the simple e-beam evaporation, providing high gate efficiency for CNT FETs. We believe that this contributes to improve the uniformity and performances of devices.

References

1. Q. Cao, H.-S. Kim, N. Pimparkar, J. P. Kulkarni, C. Wang, M. Shim, K. Roy, M. A. Alam, and J. A. Rogers, *Nature* 454, 495 (2008).
2. S. H. Jin, J. Shin, I.-T. Cho, S. Y. Han, D. J. Lee, C. H. Lee, J.-H. Lee, and J. A. Rogers, *Appl. Phys. Lett.* 105, 013506 (2014).
3. C. Wang, J. Zhang, K. Ryu, A. Badmaev, L. G. D. Arco, and C. Zhou, *Nano Lett.* 9, 4285 (2009).
4. D. Lee, B.-H. Lee, J. Yoon, D.-C. Ahn, J.-Y. Park, J. Hur, M.-S. Kim, S.-B. Jeon, M.-H. Kang, K. Kim, M. Lim, S.-J. Choi, and Y.-K. Choi, *ACS Nano* 10, 10894 (2016).
5. M. Y. Timmermans, D. Estrada, A. G. Nasibulin, J. D. Wood, A. Behnam, D.-M. Sun, Y. Ohno, J. W. Lyding, A. Hassanien, E. Pop, and E. I. Kauppinen, *Nano Res.* 5, 307 (2012).
6. Z. Wang, H. Xu, Z. Zhang, S. Wang, L. Ding, Q. Zeng, L. Yang, T. Pei, X. Liang, M. Gao, and L.-M. Peng, *Nano Lett.* 10, 2024 (2010).

Acknowledgments: This work was supported by NRF (2016R1A2B4011366 and 2016R1A5A1012966), and partially by the Future Semiconductor Device Technology Development Program (Grant 10067739) funded by MOTIE and KSRC.