Contents lists available at ScienceDirect



### **Microelectronics Reliability**



journal homepage: www.elsevier.com/locate/microrel

# Comprehensive separate extraction of parasitic resistances in MOSFETs considering the gate bias-dependence and the asymmetric overlap length



Junyeap Kim, Hanbin Yoo, Heesung Lee, Seong Kwang Kim, Sungju Choi, Sung-Jin Choi, Dae Hwan Kim, Dong Myong Kim<sup>\*</sup>

School of Electrical Engineering, Kookmin University, 77 Jeongneung-ro, Seongbuk-gu, Seoul 136-702, Republic of Korea

ARTICLE INFO	A B S T R A C T						
Keywords:	Parasitic resistances cause degradation of transconductance $(g_m)$ , cutoff frequency $(f_T)$ , current driving cap-						
MOSFET	ability, and long term reliability of MOSFETs. We report a comprehensive extraction of parasitic resistance						
Parasitic resistance	components in MOSFETs for the contact, the spreading current path, and the lightly doped drain region caused						
Gate bias	by the process structure and degradation. We considered the gate bias $(V_{co})$ -dependence and the asymmetric						
Overlap length Source Drain Substrate	overlap length ( $L_{ov,SD}$ ) in the source and drain. We report systematically integrated extraction technique com- bined with the channel resistance method, the transfer length method, the dual-sweep combinational trans- conductance technique, the open drain method, and the parasitic junction current method. $V_{GS}$ -independent						
Intrinsic	resistances were separated to be $R_{Se} = 6.8-6.9 \Omega$ , $R_{De} = 7.4-7.5 \Omega$ , $R_{SUB} = 7.4-7.6 \Omega$ , $R_{So} = 1.8-2.1 \Omega$ , and						
Separate extraction	$R_{\rm Do} = 3.2-3.5 \Omega$ for MOSFETs with and at $W/L = 50 \mu m/0.27 \mu m$ . $V_{\rm GS}$ -dependent intrinsic resistances are ob-						
	tained to be $R_{\rm Si} = 1.9-4.4 \Omega$ , $R_{\rm Di} = 1.4-3.2 \Omega$ for the same devices. The $V_{\rm GS}$ -dependent intrinsic channel re-						

#### 1. Introduction

With scaling down of MOSFETs for improved performance and integration density in CMOS circuits and systems, a comprehensive separation of parasitic resistances is very important [1-5]. In scaled MOSFETs as schematically shown in Fig. 1, parasitic resistance components are indispensable due to the limited conductivity of the material, fabrication process, layout, and degradation by electrical stress during the operation. They cause voltage drops across parasitic resistances and result in a degradation of the transconductance (g<sub>m</sub>), the current driving capability, the current gain cut-off frequency ( $f_{\rm T}$ ), the noise figure, and other performance parameters [6-8]. Therefore, a comprehensive and separate extraction of parasitic resistance components, fully considering the gate bias-dependence and the asymmetry of the source/drain, is very important for a robust implementation of fabrication process and systematic characterization of degradation mechanisms through accurate modeling and comprehensive extraction of characteristic parameters in MOSFETs. Although extraction techniques for separation of parasitic resistances in MOSFETs were reported [9–11], the gate bias-dependence ( $V_{GS}$ ) and/or structural asymmetry in the source and drain had not been fully considered in the previous works. Otherwise, each characterization technique has not been fully combined together working independently.

In this work, therefore, we report a systematic combinational technique and provide a comprehensive separation result for the parasitic resistance components considering the  $V_{GS}$ -dependence and the possible asymmetry with the overlap length in MOSFETs. We also note that it is combined (I-V and C-V) technique overcoming any possible limit in the C-V-based technique through comprehensive I-V-based techniques. In previous works, the C-V (capacitance-voltage)-based characterization technique, which has limited applicability as an independent characterization technique for small size MOSFETs or requires a large size dummy MOS capacitor on the same wafer. In this work, we limited the C-V technique to the extraction of the overlap length in the source and drain. We also note that the asymmetry in the parasitic source and drain resistances ( $R_{\rm S}$  and  $R_{\rm D}$ ) can be caused by the fabrication process, layout, and different degradation mechanism under bias. V<sub>GS</sub>-dependence is also closely related to the long term degradation and reliability assessment of MOSFETs, CMOS integrated circuits, and systems.

sistance ( $R_{CH}$ ) is extracted with different channel lengths for MOSFETs with  $L = 0.18 \,\mu\text{m}/0.27 \,\mu\text{m}/0.36 \,\mu\text{m}$ .

First, for separation of  $V_{GS}$ -dependent intrinsic source ( $R_{Si}(V_{GS})$ ) and drain resistances ( $R_{Di}(V_{GS})$ ) originated from the lightly-doped region (LDD) to suppress the short channel effect, we obtain the overlap lengths in the source and drain ( $L_{ov,S}$ ,  $L_{ov,D}$ ) through the capacitance-voltage (C-V) curves. Then, we combine the transfer length method (TLM) with the channel resistance method (CRM) for the gate bias-

\* Corresponding author.

E-mail address: dmkim@kookmin.ac.kr (D.M. Kim).

https://doi.org/10.1016/j.microrel.2018.04.011

Received 20 December 2017; Received in revised form 2 April 2018; Accepted 15 April 2018 0026-2714/@2018 Published by Elsevier Ltd.



Fig. 1. Cross section of an n-channel MOSFET with an equivalent circuit for parasitic resistances and capacitances.

dependent channel resistance ( $R_{CH}(V_{GS})$ ) [12–14]. In the next,  $V_{GS}$ -independent substrate resistance ( $R_{SUB}$ ) and extrinsic source/drain resistances ( $R_{Se}/R_{De}$ ) are extracted by the parasitic junction current method (PJCM) [15] combined with the open drain method (ODM) [16,17]. They are  $V_{GS}$ -independent and/or asymmetric components for the contact, the structural dependence, and hot-carrier effect as well as the fabrication process. In the next, the dual-sweep combinational transconductance technique (DSCT) is employed for extraction of the difference ( $R_D-R_S$ ) between the source and drain resistances [18]. For extraction of  $V_{GS}$ -independent spreading resistance components ( $R_{So}$ ,  $R_{Do}$ ) as a following step, we combine the DSCT and the CRM with  $V_{GS}$ dependent ( $R_{Si}(V_{GS})$ ,  $R_{Di}(V_{GS})$ ) and independent parasitic resistances ( $R_{Se}$ ,  $R_{De}$ ). Finally, we extract the intrinsic channel resistance ( $R_{CH}$ ) as a function of the gate bias ( $V_{GS}$ ) and the effective channel length ( $L_{eff}$ ).

## 2. Fully electrical and analytical extraction of parasitic resistances

Equivalent circuit for n-channel MOSFETs with parasitic resistance components ( $R_{Se}$ ,  $R_{So}$ ,  $R_{Si}(V_{GS})$ ,  $R_{De}$ ,  $R_{Do}$ ,  $R_{Di}(V_{GS})$ ,  $R_{SUB}$ ) is shown in Fig. 1. To separate parasitic resistance components in MOSFETs through a fully electrical comprehensive technique, we combined I-V and C-V methods described in Fig. 2. As indicated in Fig. 2, we



**Fig. 2.** Flow chart for the comprehensive extraction of parasitic resistance components in MOSFETs considering the gate-bias dependence, the overlap length, and any possible asymmetry.

extracted eight resistance components in MOSFETs considering the  $V_{GS}$  dependence and any possible asymmetry over the operating bias range. For separate extraction of  $R_{Si}(V_{GS})$  and  $R_{Di}(V_{GS})$  for asymmetry caused by the fabrication process, layout, and the electrical stress during the operation, we combined the TLM and the CRM with the overlap lengths ( $L_{ov,S}$ ,  $L_{ov,D}$ ) obtained from the measurement of the capacitance-voltage (C-V) characteristics.

First, the  $V_{GS}$ -dependent total resistance ( $R_{tot}$ ) is described as

$$R_{\rm tot}(V_{\rm GS}) \equiv 1 / \frac{\partial I_{\rm DS}}{\partial V_{\rm DS}} = R_{\rm Se} + R_{\rm So} + R_{\rm Si}(V_{\rm GS}) + R_{\rm De} + R_{\rm Do} + R_{\rm Di}(V_{\rm GS}) + R_{\rm CH}(V_{\rm GS})$$
(1)

$$R_{\rm CH}(V_{\rm GS}) = \frac{L_{\rm eff}}{\mu_{\rm eff}C_{\rm ox}W(V_{\rm GS}-V_{\rm T})}$$
(2)

$$R_{\rm SDi}(V_{\rm GS}) \equiv R_{\rm Si}(V_{\rm GS}) + R_{\rm Di}(V_{\rm GS}) = \frac{\Delta L_{\rm ov,SD}}{\mu_{\rm SD}C_{\rm ox}W(V_{\rm GS} - V_{\rm T})}$$
(3)

with  $L_{\text{eff}} (\equiv L_{\text{gate}} - (L_{\text{ov},\text{S}} + L_{\text{ov},\text{D}}))$  as the effective channel length,  $V_{\text{T}}$  as the threshold voltage,  $C_{\text{ox}} (= C_{\text{ox}}/t_{\text{ox}})$  as the oxide capacitance per unit area,  $R_{\text{Si}}(V_{\text{GS}})(R_{\text{Di}}(V_{\text{GS}}))$  as the intrinsic source (drain) resistances, and  $R_{\text{CH}}(V_{\text{GS}})$  as the  $V_{\text{GS}}$ -dependent intrinsic channel resistance. We define  $\mu_{\text{SD}}$  and  $\mu_{\text{eff}}$  as the bias-dependent effective mobilities in the lightly doped source/drain and the inverted channel region, respectively.

In the next, the metallic gate length ( $L_{gate}$ ) is extracted to de-embed the intrinsic channel resistance ( $R_{CH}(V_{GS})$ ) from the total resistance by the TLM through

$$R_{\rm tot}|_{L_{\rm gate}=L_{\rm ov,SD}} = R_{\rm Se} + R_{\rm So} + R_{\rm Si}(V_{\rm GS}) + R_{\rm De} + R_{\rm Do} + R_{\rm Di}(V_{\rm GS}).$$
(4)

 $R_{\text{Se}}$ ,  $R_{\text{So}}$ ,  $R_{\text{De}}$ , and  $R_{\text{Do}}$ , normalized to the gate width (*W*) and contact area ( $A_c$ ), are assumed to be the same in MOSFETs fabricated through the same fabrication process.

In the third, the sum of  $V_{GS}$ -independent components in  $R_S$  and  $R_D$  is extracted by the CRM through

$$R_{\rm Si}(V_{\rm GS}) + R_{\rm Di}(V_{\rm GS}) + R_{\rm CH}(V_{\rm GS})|_{V_{\rm GS} \to \infty} \cong 0$$
(5)

$$R_{\text{tot}}(V_{\text{GS}})|_{V_{\text{GS}}\to\infty} = R_{\text{Se}} + R_{\text{So}} + R_{\text{De}} + R_{\text{Do}}$$
(6)

with  $V_{GS}$ -dependent resistances ( $R_{Si}(V_{GS})$ ,  $R_{Di}(V_{GS})$ ,  $R_{CH}(V_{GS})$ ) neglected when  $V_{GS}$  gets much larger than the threshold voltage ( $V_T$ ). Combined with the previously extracted overlap lengths ( $L_{ov,S}$ ,  $L_{ov,D}$ ) in the source and drain,  $R_{Si}(V_{GS})$  can be separated from  $R_{Di}(V_{GS})$ .

In Fig. 3(a),  $V_{GS}$ -dependent C-V curves are shown for 3 different gate lengths ( $L_{gate} = 0.18, 0.27, and 0.36 \,\mu m$ ). The off-state minimum capacitance  $(C_{\min,S} = C_{ov,S} = C_{ox}WL_{ov,S}, C_{\min,D} = C_{ov,D} = C_{ox}WL_{ov,D})$ under a large negative bias (strong accumulation state) in n-channel MOSFETs, much smaller than the flat band voltage ( $V_{GS}$ ,  $V_{GD} \ll V_{FB}$ ), is directly proportional to the overlap length ( $L_{ov,S}$ ,  $L_{ov,D}$ ). This allows us to have the gate-source capacitance  $C_{gS}(V_{GS} \ll V_{FB}) = C_{ov,S}$  from the gate-source measurement configuration, the gate-drain capacitance  $C_{\rm gD}(V_{GD} \ll V_{FB}) = C_{\rm ov,D}$  from the gate-drain measurement configurathe gate-source/drain capacitance tion, and  $C_{gSD}(V_{GSD} \ll V_{FB}) = C_{ov,S} + C_{ov,D}$  from the gate-source/drain combined measurement configuration. Therefore, we note that  $V_{GS}$ -dependent  $L_{ov}$ can be extracted through the model described in [12].

We also note that  $V_{GS}$ -dependent intrinsic resistance components ( $R_{Si}(V_{GS})$  and  $R_{Di}(V_{GS})$ ) can be modeled as

$$R_{\rm Si}(V_{\rm GS}) = \frac{L_{\rm ov,S}}{L_{\rm ov,S} + L_{\rm ov,D}} \times (R_{\rm Si}(V_{\rm GS}) + R_{\rm Di}(V_{\rm GS})) = R_{\rm SDi}(V_{\rm GS}) - R_{\rm Di}(V_{\rm GS})$$
(7)

$$R_{\rm Di}(V_{\rm GS}) = \frac{L_{\rm ov,D}}{L_{\rm ov,S} + L_{\rm ov,D}} \times (R_{\rm Si}(V_{\rm GS}) + R_{\rm Di}(V_{\rm GS})) = R_{\rm SDi}(V_{\rm GS}) - R_{\rm Si}(V_{\rm GS}).$$

Therefore, by combining the CRM and the TLM,

(8)



**Fig. 3.** (a) Measured C-V characteristics of  $C_{gS}(V_{GS})$ ,  $C_{gD}(V_{GD})$ , and  $C_{gSD}(V_{GSD})$  with  $W/L = 50 \,\mu\text{m}/0.18 \,\mu\text{m}$ ,  $50 \,\mu\text{m}/0.27 \,\mu\text{m}$ , and  $50 \,\mu\text{m}/0.36 \,\mu\text{m}$  in n-channel MOSFETs. (b) Overlap lengths obtained by the C-V curves with different gate lengths.



**Fig. 4.** (a) Measured  $R_{tot}(V_{GS})$  as a function of  $V_{GS}(\gg V_T)$ .  $V_{GS}$ -dependent resistances go to zero due to enhanced conductivity of the channel under high gate bias. (b) The sum of parasitic S/D resistances without  $R_{CH}(V_{GS})$  is extrapolated to be  $R_{tot}$  for MOSFETs with  $L_{gate} = L_{ov,SD}$ . (c) Measured  $V_{GS}$ -independent parasitic resistance with the ODM. (d) Measured  $R_{SUB}$  through the PJCM with a parasFitic BJT in MOSFETs.

 $R_{\rm SDi}(V_{\rm GS}) = R_{\rm Si}(V_{\rm GS}) + R_{\rm Di}(V_{\rm GS})$  is obtained and it is separated into  $R_{\rm Si}(V_{\rm GS})$  and  $R_{\rm Di}(V_{\rm GS})$  in proportion to  $L_{\rm ov,S}$  and  $L_{\rm ov,D}$ . As shown in Fig. 3(b), the overlap length ( $L_{\rm ov,S}, L_{\rm ov,D}, L_{\rm ov,SD}$ ) is extracted from the C-V curves in MOSFETs with different gate lengths. As expected, the overlap length is observed to be identical in MOSFETs even with different gate lengths on the same wafer fabricated through the same fabrication process.

For  $V_{GS}$ -independent extrinsic components ( $R_{Se}$ ,  $R_{De}$ ) as a next step, the open drain method (ODM) [17] was adopted for the  $n^+$  source-psubstrate- $n^+$  drain modeling as a parasitic npn bipolar junction transistors (BJT) shown in Fig. 1. We note that the Ebers-Moll model for the BJT allows us to describe the drain voltage as a function of the drain current and parasitic resistances as

$$V_{\rm DS} = V_{\rm th} \ln \left[ \frac{I_{\rm SUB} + I_{\rm D}(1 - \alpha_{\rm R})}{\alpha_{\rm R} [I_{\rm SUB} + I_{\rm D}(1 - \alpha_{\rm F})/\alpha_{\rm F}]} \right] + R_{\rm Se} (I_{\rm SUB} + I_{\rm D}) + R_{\rm De} I_{\rm D}$$
(9)

with  $V_{\rm th}$  as the thermal voltage ( $V_{\rm th} = kT/q$ ),  $\alpha_{\rm F}(\alpha_{\rm R})$  as the forward (reverse) common-base current gain of the parasitic BJT. Therefore, from the measured drain voltage ( $V_{\rm DS}$ ) with the open-drain configuration, we obtain

$$R_{Se} = \frac{\partial V_{DS}}{\partial I_{SUB}} \Big|_{I_{DS} \to 0}$$
open-drain
(10-1)

$$R_{De} = \frac{\partial V_{\rm SD}}{\partial I_{\rm SUB}} \bigg|_{I_{\rm SD} \to 0} {}_{\rm open-source} .$$
(10-2)

For the substrate resistance  $(R_{SUB})$  in MOSFETs with the body contact, we employed the parasitic junction current method (PJCM) [15]. We note that, however, the parasitic junction current method (PJCM) can be only applied to MOSFETs with the body contact. As far as there is a body contact in field effect transistors (FETs) with insulated

#### Table 1

Gate bias-dependent and independent parasitic S/D resistances in n-channel MOSFETs with various gate lengths.

V <sub>Gate</sub> [V]	$R_{\rm SUB}$ [ $\Omega$ ]	$R_{\rm Se} \left[\Omega\right]$	$R_{\rm De}$ [ $\Omega$ ]	$R_{\rm So} \left[\Omega\right]$	$R_{\rm Do} \ [\Omega]$	$R_{\rm S,ext}$ [ $\Omega$ ]	$R_{\mathrm{D,ext}} \left[ \Omega \right]$	$R_{\rm Si} \left[\Omega\right]$	$R_{\rm Di} \left[ \Omega \right]$	$R_{ m CH} \left[ \Omega  ight]$		
$W/L = 50 \mu m/0.18 \mu m$												
1.5	7.4	6.8	7.4	1.9	3.5	8.7	10.9	4.4	3.2	10.3		
2				2.0	3.4	8.8	10.8	2.8	2.1	5.6		
2.5				2.1	3.3	8.9	10.7	2.2	1.6	3.6		
3				2.0	3.4	8.8	10.8	1.9	1.4	2.8		
W/L = 50  um/0.27  um												
1.5	7.6	6.9	7.4	1.8	3.5	8.7	10.9	4.4	3.2	14.7		
2				1.9	3.4	8.8	10.8	2.8	2.1	9.3		
2.5				2.0	3.3	8.9	10.7	2.2	1.6	7.1		
3				1.9	3.4	8.8	10.8	1.9	1.4	6.1		
$W/L = 50  \mathrm{um}/0.36  \mathrm{um}$												
1.5	7.6	6.9	7.5	1.8	3.4	8.7	10.9	4.4	3.2	21.5		
2				1.9	3.3	8.8	10.8	2.8	2.1	13.8		
2.5				2.0	3.2	8.9	10.7	2.2	1.6	10.6		
3				1.9	3.3	8.8	10.8	1.9	1.4	9.1		



**Fig. 5.** (a) Transconductances extracted by the forward and reverse mode configuration transfer curves as a function of  $V_{GS}$  (b) Measured  $R_{diff}(=R_{\rm D}-R_{\rm S})$  obtained by the DSCT.



**Fig. 6.** Plot of  $R_{CH}$  and  $R_{tot}$ -  $R_{CH}$  (= $R_{S} + R_{D} + R_{CH}$ ) with stack column at  $V_{GS} = 3 \text{ V}$ .  $R_{CH}$  is proportional to  $L_{eff}$  and  $R_{tot}$ - $R_{CH}$  has a constant value.

gate structure including conventional MOSFETs, silicon-on-insulator (SOI) MOSFETs, FinFETs, and thin-film transistors (TFTs), this technique can be applied too. However, this technique cannot be applied to FETs without the body contact.

Using the dual-sweep combinational transconductance technique (DSCT) [18–20],  $R_{\rm D}$ - $R_{\rm S}$  is extracted by the combination of the forward ( $g_{\rm mf}$ ) and reverse ( $g_{\rm mr}$ ) transconductances in the saturation mode

 $(V_{\rm GS} > V_{\rm T}, V_{\rm DS} > V_{\rm GS} - V_{\rm T} = V_{\rm DS,sat})$ . We note that the saturation current  $(I_{\rm DS})$  for the forward mode (the source terminal works as the source and the drain terminal works as the drain in the operation) can be described as [18].

$$I_{\rm DS} = \frac{\mu_{\rm eff} C_{\rm ox}}{2} \frac{W}{L} (V_{\rm GS} - R_{\rm S} I_{\rm DS} - V_{\rm T})^2. \tag{11}$$

The extrinsic  $(g_{mf})$  and intrinsic  $(g_{mo})$  transconductances under forward mode configuration of characterization is obtained as a function of  $V_{GS}$  through

$$g_{\rm mf}(V_{\rm GS}) = \frac{\partial I_{\rm DS}}{\partial V_{\rm GS}} = \mu_{\rm eff} C_{\rm ox} \frac{W}{L} (V_{\rm GS} - R_{\rm S} I_{\rm DS} - V_{\rm T}) \left( 1 - \frac{\partial I_{\rm DS}}{\partial V_{\rm GS}} R_{\rm S} \right)$$
(12)

$$g_{\rm mo}(V_{\rm GS}) = \frac{\partial I_{\rm DS}}{\partial V_{\rm GS,int}} = \mu_{\rm eff} C_{\rm ox} \frac{W}{L} (V_{\rm GS} - R_{\rm S} I_{\rm DS} - V_{\rm T}).$$
(13)

By rearranging Eqs. (12) and (13),  $g_{mf}(V_{GS})$  considering the degradation by the source resistance ( $R_S$ ) can be modeled as

$$g_{\rm mf}(V_{\rm GS}) = g_{\rm mo}(1 - g_{\rm mf}R_{\rm S})\&g_{\rm mo} = \frac{g_{\rm mf}}{1 - g_{\rm mf}R_{\rm S}}.$$
(14)

For the reverse mode configuration, by swapping the source with the drain (the source terminal works as the drain and the drain terminal works as the source in the operation), we obtain the reverse transconductance  $g_{mr}(V_{GD})$  considering the degradation by the drain resistance ( $R_{D}$ ) as

$$g_{\rm mr}(V_{\rm GD}) = g_{\rm mo}(1 - g_{\rm mr}R_{\rm D})\&g_{\rm mo} = \frac{g_{\rm mr}}{1 - g_{\rm mr}R_{\rm D}}.$$
 (15)

 $R_{\rm diff} = R_{\rm D} - R_{\rm S}$ , in the next, can be obtained by combining  $g_{\rm mf}$  with  $g_{\rm mr}$  through the DSCT method as

$$R_{\rm diff}(V_{\rm GS}) \equiv R_{\rm D} - R_{\rm S} = \frac{g_{\rm mf} - g_{\rm mr}}{g_{\rm mr} g_{\rm mr}} = R_{\rm De} + R_{\rm Do} + R_{\rm Di}(V_{\rm GS}) - (R_{\rm Se} + R_{\rm So} + R_{\rm Si}(V_{\rm GS})).$$
(16)

We note that the substrate/body effect caused by the parasitic source and drain resistances even with the body tied the source/drain in the characterization is neglected ( $g_{bo} = \partial I_D / \partial V_{BS} = 0$ ,  $V_{BS} = -I_D R_S$ ) in this work. If the voltage drop across the parasitic  $R_S$  and  $R_D$  is considerable due to a large parasitic resistance and/or high drain current during the characterization, the body effect can be included in the characterization [9].

In the next step for separate extraction of bias-independent  $R_{So}$  and  $R_{Do}$ , Eqs. (7), (8), (10-1), and (10-2) are combined with the CRM and the DSCT as

$$R_{\rm So} = \frac{R_{\rm tot}|_{\rm CRM} - R_{\rm tot}|_{\rm DSCT} + R_{\rm Di}(V_{\rm GS}) - R_{\rm Si}(V_{\rm GS})}{2} - R_{\rm Se}$$
(17)

$$R_{\rm Do} = \frac{R_{\rm tot}|_{\rm CRM} + R_{\rm tot}|_{\rm DSCT} - R_{\rm Di}(V_{\rm GS}) + R_{\rm Si}(V_{\rm GS})}{2} - R_{\rm De}.$$
 (18)

#### 3. Experimental results and discussion

For securing the comprehensive extraction of parasitic resistances and experimental verification of the combined characterization techniques, we employed n-channel MOSFETs with various gate lengths ( $L = 0.18, 0.27, 0.36 \mu$ m),  $W = 50 \mu$ m, and  $t_{ox} = 4.7 n$ m. The threshold voltage ( $V_T$ ) and the subthreshold slope (SS) were extracted to be  $V_T = 0.55-0.56$  V and SS = 102 mV/dec in MOSFETs employed in this work.

In Fig. 3(b), the overlap lengths ( $L_{ov,SD}$ ) with different gate lengths are extracted to be the same as  $L_{ov,SD}(=L_{ov,S} + L_{ov,D}) = 75-77$  nm. By the comprehensive combination of the CRM and the TLM with the experimentally obtained overlap lengths, the  $V_{GS}$ -dependent parasitic resistances ( $R_{Si}$ ,  $R_{Di}$ ) were extracted from Eqs. (7) and (8) as shown in Fig. 4(a)–(b) and Fig. 3(b). Through the ODM and the PJCM in the next step, the  $V_{GS}$ -independent resistances were extracted to be  $R_{Se} = 6.8-6.9 \Omega$ ,  $R_{De} = 7.4-7.5 \Omega$ , and  $R_{SUB} = 7.4-7.6 \Omega$  as summarized in Fig. 4(c) and (d).

For  $V_{GS}$ -independent spreading resistances ( $R_{So}$ ,  $R_{Do}$ ), we combined the DSCT and the CRM with  $R_{Se}$ ,  $R_{Si}(V_{GS})$ ,  $R_{De}$ , and  $R_{Di}(V_{GS})$  as summarized in Table 1. As shown in Fig. 5(a) and (b),  $R_{diff}(=R_D - R_S)$ increases with increasing  $V_{GS}$  and the difference in the transconductances for the forward and reverse mode configurations shows a strong dependence on  $V_{GS}$ . We expect that this is caused by the  $V_{GS}$ -dependent change of the intrinsic part of the source and drain resistances. While  $R_{Si}(V_{GS})$  and  $R_{Di}(V_{GS})$  decrease by increasing the gate bias, the  $V_{GS}$ -independent parts ( $R_{Se}$ ,  $R_{So}$ ,  $R_{De}$ ,  $R_{Do}$ ) are kept constant. This means that the result of the DSCT still contains the  $V_{GS}$ -dependent resistances. Therefore, by combining the DSCT with  $V_{GS}$ -dependent resistances ( $R_{Si}(V_{GS})$ ,  $R_{Di}(V_{GS})$ ) we can de-embed the effect of  $V_{GS}$ -dependency as shown in Eqs. (17) and (18).

Finally, combining all of the extracted resistances with  $R_{tot}$  over the  $V_{GS}$ , we separated and summarized the  $V_{GS}$ -and  $L_{eff}$ -dependent  $R_{CH}(V_{GS}, L_{eff})$  in Fig. 6 and Table 1. We also note that,  $R_{tot}$ - $R_{CH}$  has a constant value regardless of  $L_{eff}$  at  $V_{GS} = 3$  V. This result confirms the consistency of the proposed extraction technique for parasitic resistance components in MOSFETs. The  $V_{GS}$ -independent resistances ( $R_{Se}$ ,  $R_{So}$ ,  $R_{De}$ ,  $R_{Do}$ ,  $R_{SUB}$ ) were kept constant over the gate bias while  $V_{GS}$ -dependent resistances ( $R_{Si}(V_{GS})$ ,  $R_{Di}(V_{GS})$ ) decrease with  $V_{GS}$  due to the enhanced conductivity of the channel region. We also note that and the  $V_{GS}$ - and channel length-dependent ( $V_{GS}, L_{eff}$ ) is proportional to  $L_{eff}$  as expected in MOSFETs.

#### 4. Conclusion

We reported a fully electrical comprehensive combinational (I-V and C-V) technique for separate extraction of parasitic resistance components in MOSFETs. It is fully electrical technique considering any possible asymmetry (caused by the fabrication process, the layout, the degradation due to electrical stress during the operation) and the  $V_{GS}$ dependence over the operation bias range. In the technique for extraction of  $V_{GS}$ -dependent resistances ( $R_{Si}(V_{GS})$ ,  $R_{Di}(V_{GS})$ ), we combined the CRM for the total resistance and the TLM for the overlap length. We also separately extracted  $V_{GS}$ -independent resistances ( $R_{Se}$ ,  $R_{So}$ ,  $R_{De}$ ,  $R_{Do}$ ,  $R_{SUB}$ ) through the ODM, the PJCM, and combination of the CRM and the TLM.  $V_{GS}$ -independent resistances are extracted to be  $R_{Se} = 6.8-6.9 \Omega$ ,  $R_{De} = 7.4-7.5 \Omega$ ,  $R_{SUB} = 7.4-7.6 \Omega$ ,  $R_{So} = 1.8-2.1 \Omega$ , and  $R_{Do} = 3.2-3.5 \Omega$  in n-channel MOSFETs with L = 0.18, 0.27, and 0.36 µm and W = 50µm. The  $V_{GS}$ -dependent resistance components are separated to be  $R_{Si}(V_{GS}) = 1.9-4.4 \Omega$ ,  $R_{Di}(V_{GS}) = 1.4-3.2 \Omega$ , and  $R_{\rm CH}(V_{\rm GS}) = 29-41.9 \,\Omega$  at  $W/L = 50 \,\mu$ m/ 0.27  $\mu$ m. This comprehensive and analytical technique is expected to be helpful for securing the characterization of fabrication process and modeling of electrical characteristics in MOSFETs with the body contact as well as a robust design of CMOS integrated circuits and systems. Replacing the PJCM requiring the body contact by the advanced ODM under development, we expect to report an advanced and extended technique for separate extraction of parasitic resistance components in insulated gate FETs both with and without body contact including conventional MOSFETs, SOI MOSFETs, FinFETs, and even thin-film transistors (TFTs).

#### Acknowledgement

This work was supported by the National Research Foundation of Korea grant funded by the Korean Government (MSIP) (No. 2017R1A2B4007820 and No. 2016R1A5A 1012966).

#### References

- B. Davari, R.H. Dennard, G.G. Shahidi, CMOS scaling for high performance and low power-the next ten years, Proc. IEEE 83 (4) (1995) 595–606, http://dx.doi.org/10. 1109/5.371968.
- [2] Y. Taur, T.H. Ning, Fundamentals of Modern VLSI Devices, 2nd ed., Cambridge University Press, Cambridge (UK), 2009.
- [3] S. Borkar, Design challenges of technology scaling, IEEE Micro. 19 (4) (1999) 23–29, http://dx.doi.org/10.1109/40.782564.
- [4] R.J. Baker, CMOS-circuit Design, Layout, and Simulation, 2nd ed, Wiley, Hoboken, NJ, 2005.
- [5] H.B. Bakoglu, J.D. Meindl, Optimal interconnection circuits for VLSI, IEEE Electron Dev. Lett. 32 (5) (1985) 903–909, http://dx.doi.org/10.1109/T-ED.1985.22046.
- [6] F.K. Baker, J.R. Pfiester, The influence of tilted source-drain implants on high-field effects in submicrometer MOSFETs, IEEE Electron Dev. Lett. 35 (12) (1988) 2119–2124, http://dx.doi.org/10.1109/16.8785.
- [7] J.-P. Raskin, R. Gillon, J. Chen, D. Vanhoenacker-Janvier, J.-P. Colinge, Accurate SOI MOSFET characterization at microwave frequencies for device performance optimization and analog modeling, IEEE Electron Dev. Lett. 45 (5) (1998) 1017–1025, http://dx.doi.org/10.1109/16.669514.
- [8] T. Kuroda, K. Suzuki, S. Mita, T. Fujita, F. Yamane, F. Sano, et al., Variable supplyvoltage scheme for low-power high-speed CMOS digital design, IEEE J. Solid-State Cir. 33 (3) (1988) 454–462, http://dx.doi.org/10.1109/4.661211.
- [9] A. Ortiz-Conde, A. Sucre-Gonzalez, F. Zarate-Rincon, R. Torres-torres, R.S. Murphy-Arteaga, J.J. Liou, et al., A review of DC extraction methods for MOSFET series resistance and mobility degradation model parameters, Microelectron. Reliab. 69 (2017) 1–16, http://dx.doi.org/10.1016/j.microrel.2016.12.016.
- [10] J.P. Campbell, K.P. Cheung, J.S. Suehle, A. Oates, A simple series resistance extraction methodology for advanced CMOS devices, IEEE Electron Dev. Lett. 32 (8) (2011) 1047–1049, http://dx.doi.org/10.1109/LED.2011.2158183.
- [11] A. Dixit, A. Kottantharayil, N. Collaert, M. Goodwin, M. Jurczak, K. De Meyer, Analysis of the parasitic S/D resistance in multiple-gate FETs, IEEE Electron Dev. Lett. 52 (6) (2005) 1132–1140. http://dx.doi.org/10.1109/TED.2005.848098.
- [12] J. Lee, H. Bae, J.S. Hwang, J. Ahn, J.T. Jang, J. Yoons, et al., Modeling and separate extraction technique for gate bias-dependent parasitic resistances and overlap length in MOSFETs, IEEE Electron Dev. Lett. 62 (3) (2015) 1063–1067, http://dx. doi.org/10.1109/TED.2015.2388704.
- [13] C. Christopoulos, The Transmission-Line Modeling Method: TLM, IEEE Press, Piscataway, NJ, 1995.
- [14] K. Terada, H. Muta, A new method to determine effective MOSFET channel length, Jpn. J. Appl. Phys. 18 (5) (1979) 953–959.
- [15] H. Bae, S.C. Baek, S. Lee, J. Jang, J.S. Shin, D. Yun, et al., Separate extraction of source, drain, and substrate resistance in MOSFETs with parasitic junction current method, IEEE Electron Dev. Lett. 31 (11) (2010) 1190–1192, http://dx.doi.org/10. 1109/LED.2010.2066257.
- [16] J. Kim, H. Lee, S.K. Kim, J. Kim, J. Park, S.J. Choi, et al., Hybrid open drain method and fully current-based characterization of asymmetric resistance components in a single MOSFET, IEEE Electron Dev. Lett. 63 (11) (2016) 4196–4200, http://dx.doi. org/10.1109/TED.2016.2607721.
- [17] H.T. Kim, I.C. Nam, K.S. Kim, K.H. Kim, J.B. Choi, J.U. Lee, et al., Extraction of the source and drain resistances in MOSFETs using parasitic bipolar junction transistor, Electron. Lett. 41 (13) (2005) 772–774, http://dx.doi.org/10.1049/el:20051108.
- [18] S. Jun, H. Bae, H. Kim, J. Lee, S.J. Choi, D.H. Kim, et al., Dual-sweep combinational transconductance technique for separate extraction of parasitic resistances in amorphous thin film transistors, IEEE Electron Dev. Lett. 36 (2) (2015), http://dx. doi.org/10.1109/LED.2014.2384504.
- [19] A. Ortiz-Conde, J.J. Liou, W. Wong, F.J. García-Sánchez, A simple method to extract the difference of the drain and source series resistances in MOSFETs, Electron. Lett. 30 (12) (1994) 1013–1015, http://dx.doi.org/10.1049/el:19940681.
- [20] A. Raychaudhuri, M.J. Deen, M.I.H. King, J. Kolk, Finding the asymmetric parasitic source and drain resistances from the ac conductances of a singleMOSFET, Solid State Electron. 39 (6) (1996) 909–913, http://dx.doi.org/10.1016/0038-1101(95) 00269-3.