Frequency-dependent C-V Characteristic-based Extraction of Interface Trap Density in Normally-off Gate-recessed AlGaN/GaN Heterojunction Field-effect Transistors

Sungju Choi¹, Youngjin Kang², Jonghwa Kim¹, Jungmok Kim¹, Sung-Jin Choi¹, Dong Myong Kim¹, Ho-Young Cha², Hyungtak Kim², and Dae Hwan Kim¹*  

Abstract—It is essential to acquire an accurate and simple technique for extracting the interface trap density ($D_{it}$) in order to characterize the normally-off gate-recessed AlGaN/GaN hetero field-effect transistors (HFETs) because they can undergo interface trap generation induced by the etch damage in each interfacial layer provoking the degradation of device performance as well as serious instability. Here, the frequency-dependent capacitance-voltage ($C$-$V$) method (FDCM) is proposed as a simple and fast technique for extracting $D_{it}$ and demonstrated in normally-off gate-recessed AlGaN/GaN HFETs. The FDCM is found to be not only simpler than the conductance method along with the same precision, but also much useful for a simple $C$-$V$ model for AlGaN/GaN HFETs because it identifies frequency-independent and bias-dependent capacitance components.

Index Terms—normally-off, gate-recessed, AlGaN/GaN HFETs, interface trap density, frequency-dependent $C$-$V$.

I. INTRODUCTION

GaN-based high electron mobility transistors (HEMTs) have been recognized as attractive candidates for high power and high frequency applications under high temperature due to its beneficial features, such as maximum frequency of oscillations, low specific on-resistance, and high breakdown voltage. However, in the case of Schottky-gate HEMTs, there has been remaining problems of large off-state leakage and collapse current which result from a high density of the surface and interface traps [1]. Then the AlGaN/GaN Heterojunction field-effect transistors (HFETs) with the gate-recessed metal-oxide-semiconductor structures were proposed as propitious devices for the normally-off GaN-based HEMT with advantages, such as a thin barrier layer, low gate leakage, and high breakdown voltage [2-4].

For such reasons, the density of interface traps ($D_{it}$) should be exactly characterized especially with the gate-recessed AlGaN/GaN HFETs because they undergo the trap generation induced by the etch damage in each interfacial layer, which would cause the degradation of device performance as well as serious instability [5-7]. A high $D_{it}$ is well known to be affecting the degradation of response time, trap effect of current transient, frequency dispersion, mobility, subthreshold swing and low frequency noise [8]. Several methods such as deep-level transient spectroscopy (DLTS) [9], conductance method (CM) [6], and differential ideality factor technique (DIFT) [10], have been employed in extracting $D_{it}$.
However, these methods have some drawbacks, such as requiring many parameters, which need to be experimentally extracted, and somewhat complicated measurement setup as well as such a narrow range of available energy levels.

In this work, we demonstrate the $D_{e}$ extraction by using the frequency-dependence of capacitance-voltage ($C-V$) characteristics in the gate-recessed normally-off AlGaN/GaN HFETs. The proposed frequency-dependent $C-V$ method (FDCM) enables a simple and fast extraction of $D_{e}$ in comparison with the previous techniques. Also the $C_{\text{GAN}}$ by free carrier and trap emission time($\tau_{c}$) can be extracted by FDCM. Therefore, the $D_{e}$-independent mobility is extracted, helping to understand the relation between $D_{e}$ by gate-recessed process and mobility of device and the trap density of each interface between layers by using relation of $\tau_{c} = D_{e}$. We believe that the FDCM is also very effective and adequate for an advanced $C-V$ model for AlGaN/GaN HFETs because it identifies the frequency-independent and bias-dependent capacitance components while the extracted $D_{e}$ is consistent with that extracted from a conventional CM.

II. DEVICE FABRICATION AND STRUCTURE

The normally-off gate-recessed AlGaN/GaN HFETs used in this study were integrated with a Si substrate as shown in Fig. 1.

The epitaxial layer structure is fabricated with a 4-nm-thick undoped GaN capping layer, a 20-nm-thick undoped Al$_{0.22}$Ga$_{0.77}$N barrier, a 1-nm-thick AlN spacer layer, and a 1.7-µm-thick i-GaN buffer layer on Si (111) substrate. After the mesa isolation using a low-damage plasma-etching, both the GaN capping layer and the AlGaN barrier in the gate region were fully recessed by using Cl$_{2}$/BCl$_{3}$-based inductively coupled plasma (ICP) reactive ion etching. Then, a 30-nm-thick SiO$_{2}$ dielectric layer was deposited as a gate insulator by ICP chemical vapor deposition process. For the source and drain contact formation, a Ti/Al/Ni/Au metal stack was evaporated and alloyed. The following patterning process defined gate regions and a Ni/Au metal stack was evaporated for gate contact. The gate-to-drain distance ($L_{gs} = L_{d} + L_{ex,d}$ in Fig. 1), recessed gate length ($L_{g}$), and gate-to-source distance ($L_{gs} = L_{s} + L_{ex,s}$) were 15 µm, 2 µm, and 3 µm, respectively.

Fig. 2(a) represents the transfer ($I_{\text{DS}}-V_{\text{GS}}$) characteristics with various values of $V_{\text{DS}}$ which are measured at room temperature and dark ambient through an Agilent 4156C precision semiconductor parameter analyzer. The $V_{T} = 2$ [V] is obtained by the linear extrapolation at $V_{\text{DS}} = 0.1$ [V]. Here, the subthreshold swing is 0.212 [V/dec] in the range of $I_{\text{DS}} = 10^{-12}$–$10^{-9}$ [A] while the on-resistance($R_{\text{ON}}$) is 9.1 [mΩ·cm$^2$] at $V_{\text{DS}} = 2$ [V] and $V_{\text{GS}} = 10$ [V]. Observed values of device
parameters indicate that this device satisfies the requirements for high performance, fast switching speed, and normally-off switching that are critical for commercialization of AlGaN/GaN based power switching device.

Fig. 2(c) shows the frequency-dependent C-V curves which are characterized through $C_M R_M$ parallel mode of an Agilent 4294A precision impedance analyzer. Here, $C_{GDS}$ and $V_G$ signify the capacitance and the dc sweep voltage between the two terminals, i.e., the gate and the source tied with drain. The small-signal amplitude and the sweep rate of $V_G$ are 0.1 V and 0.5 V/s.

### III. RESULT AND DISCUSSION

Frequency dependency of the C-V curves is attributed to the capture-emission events via the interface and/or bulk traps. Also, the parasitic source/drain series resistance ($R_s$) affects the frequency dispersion of the C-V curves. The model and physical assumption are analogous to [11], meaning that the measured impedance ($Z_M$) in a parallel mode can be decomposed into the parallel mode capacitance ($C_M$) and the resistance ($R_M$) as a function of $V_G$ under various frequencies as shown in Fig. 3(a). Fig. 3(b) also shows the equivalent four-element model including the effective capacitance of gate oxide ($C_{EFF}$) and series resistance ($R_s$). Then, $Z_M$ and $Z_s$ are individually obtained by

$$Z_M = \frac{R_M}{1 + \omega C_M R_M^2} - j \frac{\omega C_M R_M^2}{1 + \omega C_M R_M^2} \quad (1)$$

$$Z_s = R_s + \frac{R_p}{1 + (\omega C_p R_p)^2} - j \left( \frac{\omega C_p R_p^2}{1 + (\omega C_p R_p)^2} + \frac{1}{\omega C_{EFF}} \right) \quad (2)$$

The $R_s(V_G)$ can be determined from the value of a real part of $Z_M(V_G)$ which is saturated with increasing frequency (the inset of Fig. 2(d)) by employing the assumption of $R_s(V_G) = \lim_{\omega \to \infty} \text{Re}[Z_M(\omega, V_G)]$ [12]. In our case, the $C_{EFF}$ and $R_s$ were extracted from the maximum value of $C_{GDS}(V_G)$ and the value of a real part of $Z_M(V_G)$ at the frequency $f=1$ MHz (Fig. 2(d)), which is based on the approximation of $\lim_{\omega \to \infty} \text{Re}[Z_M(\omega, V_G)] = \text{Re}[Z_M(\omega, V_G)]_{\omega \to \infty}$ of the $C_{EFF}$ model and $R_s$ then can be de-embedded from the four-element model in Fig. 3(b), which is given by $Z_p$. Thus, we can obtain the $R_p$ and $C_p$ as functions of experimentally acquired $C_M$ and $R_s$ by using $Z_M=Z_p$.

The following is the process to transform the four-element model ($Z_M'$) into the physics-based five-element model (Fig. 3(c)). Here, the channel impedance ($Z_{CH}$) is composed of $R_n$, $C_p$, and $C_{Gan}$. The $R_s$ is the resistance describing the capture-emission process of electrons via the interface trap, and $C_n$ and $C_{Gan}$ are the interface trap capacitance and the capacitance of GaN bulk layer.

In Fig. 3(c), $Z_{CH}$ can be derived by

$$Z_{CH} = \frac{C_p R_p}{\omega^2 C_p^2 C_{Gan} R_p^2 + (C_p + C_{Gan})^2} - j \frac{\omega^2 C_p C_{Gan} R_p^2 + (C_p + C_{Gan})}{\omega^2 C_p^2 C_{Gan} R_p + \omega(C_p + C_{Gan})^2} \quad (3)$$

Then, $R_n^2$ is described as follows by using $Z_{CH}=Z_p$

$$R_n^2 = \left[ \frac{\omega^2 C_p R_p^2 (C_p + C_{Gan}) (C_p + C_{Gan} - C_p)}{\omega^2 C_p^2 C_{Gan} [1 + \omega^2 C_p R_p^2 (C_p - C_{Gan})]} \right]$$

$$- \frac{(C_p + C_{Gan})}{\omega^2 C_p^2 C_{Gan} [1 + \omega^2 C_p R_p^2 (C_p - C_{Gan})]} \quad (4)$$

Similarly to [11], it was assumed the value of $R_n$ is independent of $\omega$ while it is a function of $V_g$. Thus, we can obtain the $C_p(V_G)$ and $C_{Gan}(V_G)$ by using the relation of $R_n(\omega_0)=R_n(\omega_2)=R_n(\omega_3)$. Here, the $\omega_0$, $\omega_2$, and $\omega_3$ are three different frequencies of a small-signal in the $C_{Gan}$ measurement. Moreover, we can obtain the $f$-independent $C_p$ ($C_{p, f\text{-}independent}$) by using the equivalent circuit model in Fig. 3(d). The extracted $C_{EFF}$, $C_{Gan}(V_G)$.
3(d). The proposed mobility can be used to estimate the value of the mobility which can be obtained based on the assumption that there are no $D_n$. Therefore, the Fig. 5(a) indicates that the $D_n$ by gate-recessed process affect mobility.

Finally, the $D_n(E)$ can be extracted from $D_n(\psi_s)$ by using the relation of $E = E_C = -q\psi_s$. Here, the $E$, $E_C$, and $q$ are the energy level in sub-bandgap, the conduction band minimum, and the magnitude of single electron charge, respectively. Extracted $D_n(E)$ was shown in Fig. 5(b). Here, the $f_{selected}$ means the combination of three different frequencies which was used in extracting $D_n(E)$; in detail, the relation of $R_{ds}(0_1)=R_{ds}(0_2)=R_{ds}(0_3)$ as aforementioned. Our result suggests that the extracted $D_n(E)$ is nearly independent regardless of the combination of $0_1$, $0_2$, and $0_3$. Therefore, it is verified that the proposed FDCM is a much simpler and faster method rather than the conventional CM because only three different frequencies are enough to extract $D_n(E)$. The FDCM-based $D_n(E)$ was also compared with the CM-based $D_n(E)$ as shown in Fig. 5(b). It is found that the FDCM-based $D_n(E)$ agrees well with the CM-based $D_n(E)$. Moreover, the extracted $D_n(E)$ and $\tau_d(E)$ demonstrates the range of $1 \times 10^{12} \sim 6 \times 10^{13}$ [cm$^2$eV$^{-1}$] and $5 \times 10^5 \sim 8 \times 10^7$ [s], which is consistent with the previous works [1, 6, 8, 14, 15]. In comparison with CM, the proposed FDCM gives abundant information on critical parameters, such as $C_{G,G=0}(V_s)$, $R_{ds}(V_s)$, $C_{G,G=0}(V_s)$, $C(V_s)$, $\tau_d(V_s)$, $D_n(V_s)$, and the $D_n$-independent mobility, which are efficiently viable for a simple $C$-$V$ model of AlGaN/GaN HFETs.
IV. CONCLUSION

We have demonstrated the $D_0$ extraction by using the frequency-dependence of $C$-$V$ characteristics in the normally-off gate-recessed AlGaN/GaN HEMTs. Our proposed FDCM is not only much efficient than the conventional CM maintaining the same precision, but also highly effective for a simple $C$-$V$ model of the AlGaN/GaN HEMTs because it identifies the frequency-independent/dependent and bias-dependent capacitance components. Also the extracted $D_0$-independent mobility can be widely used to understand the relation between $D_0$ by gate-recessed process and mobility of device plus the trap density of each interface between layers by using relation of $t_{ox} - D_0$. A simple and efficient $C$-$V$ model is substantially important especially in AlGaN/GaN HEMTs where the interface/surface traps play a very important role in switching characteristics and reliability.

ACKNOWLEDGMENTS

This work was supported by National Research Foundation of Korea through the Ministry of Education, Science and Technology (Grant No. 2013R1A1A2013100) and the Ministry of Science, ICT and Future Planning (Grant No. 2013R1A1A2065339), in part by BK+ with the Educational Research Team for Creative Engineers on Material-Device-Circuit Co-Design under Grant 22A20130000042.

REFERENCES


Sungju Choi received the B.S. degree in the School of Electronic engineering from Kookmin University, Seoul, Korea, in 2014. He is currently pursuing the M.S. degree, and his current research interests include characterization and modeling for reliability of III-V compound semiconductor devices and oxide thin-film transistors.

Young Jin Kang received the B.S. and M.S. degrees in the Department of Electronic and Electrical Engineering from Hongik University, Seoul, Korea, in 2012 and 2014, respectively. He is currently with Fairchild Semiconductor, Bucheon, Korea. His research interests include the device characterization and TCAD simulation.

Jonghwa Kim received the B.S. degree in the School of Electronic Engineering from Kookmin University, Seoul, Korea, in 2014. He is currently pursuing the M.S. degree, and his research interests include characterization and modeling for reliability of III-V compound semiconductor devices and oxide thin-film transistors.

Jungmok Kim received the B.S. degree in the School of Electronic Engineering from Kookmin University, Seoul, Korea, in 2015, where he is currently pursuing the M.S. degree. His current research interests include characterization and modeling for reliabilities for III-V compound.

Sung-Jin Choi received the M.S. and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2012. He is currently an Assistant Professor of the School of Electrical Engineering, Kookmin University, Seoul, Korea.

Dong Myong Kim (S’86–M’88) received the B.S. and M.S. degrees in electronics engineering from Seoul National University, Seoul, Korea, in 1986 and 1988, respectively, and the Ph.D. degree in electrical engineering from University of Minnesota, Twin Cities, MN, in 1993. From Feb. 1988 to August 1989, he was with Division of Electronic Engineering at Korea Institute of Science and Technology (KIST), Seoul, Korea where he worked on the characterization and modeling of microwave devices and integrated circuits. Since March 1993. He is a Professor of the School of Electrical Engineering, Kookmin University, Seoul, Korea. He also serves as a Special Lecturer for Semiconductor Physics and Devices at Samsung Electronics Co., Hwasung, Korea since April 2002. His current research interest includes design, fabrication, characterization, and modeling of nanostructure silicon devices, thin film transistors, bio-sensors, III-V compound semiconductor devices, volatile and nonvolatile memories, and CMOS RF circuits.

Ho-Young Cha received the B.S. and M.S. degrees in electrical engineering from Seoul National University, Seoul, Korea, in 1996 and 1999, respectively, and the Ph.D. degree in electrical and computer engineering from Cornell University, Ithaca, NY, in 2004. He was a Postdoctoral Research Associate with Cornell University until 2005 where he focused on design and fabrication of SiC and GaN electronic devices and GaN nanowires. He was with the General Electric Global Research Center, Niskayuna, NY, from 2005 to 2007, developing wide-bandgap semiconductor sensors and high power devices. Since
2007, he has been with Hongik University, Seoul, as an Associate Professor of the School of Electronic and Electrical Engineering. His research interests include wide bandgap semiconductor devices. He has authored over 70 publications in his research area.

Hyungtak Kim received the B.S. degree in Electrical Engineering from Seoul National University, Seoul, Korea and the M.S./Ph.D. degree in Electrical and Computer Engineering from Cornell University, Ithaca, New York, U.S.A., in 1996 and 2003, respectively. He is currently an associate professor of the school of electronic and electrical engineering at Hongik University, Seoul, Korea. His research interests include reliability physics of wide bandgap semiconductor devices and novel TFTs. During his graduate program, he performed comprehensive research on GaN-based hetero-structure field effect transistors for high frequency power application. Prior to joining with Hongik University, he spent 4 years developing CMOS devices and process integration for 60nm DRAM technology as a senior engineer in the semiconductor R&D center at Samsung Electronics, Co. Ltd.

Dae Hwan Kim (M’08-SM’12) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, Korea, in 1996, 1998, and 2002, respectively. From 2002 to 2005, he was with Samsung Electronics Company, Ltd., Kyung ki-Do, Korea where he contributed to design and development of 92-nm DDR DRAM and 80-nm DDR2 DRAM. In 2005, he joined in the School of Electrical Engineering at Kookmin University, Seoul where he is working as an Associate Professor. He has authored and coauthored more than 270 research publications and patents. His research interests are nanoscale CMOS devices and integrated circuits, metal oxide and organic thin-film transistors, biosensor devices, exploratory logic and memory devices, energy-efficient nano-ICs, and Si quantum devices. He has also worked on characterization, modeling, and circuit design for reliability of CMOS devices, thin-film transistors, display, biosensors, and neuromorphic systems. He is a senior member of IEEE, Society for Information Display, Materials Research Society, and Institute of Electronics Engineers of Korea.