

## **Fabrication and characterization of Pt/Al<sub>2</sub>O<sub>3</sub>/Y<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFETs with low interface trap density**

Seong Kwang Kim, Dae-Myeong Geum, Jae-Phil Shim, Chang Zoo Kim, Hyung-jun Kim, Jin Dong Song, Won Jun Choi, Sung-Jin Choi, Dae Hwan Kim, Sanghyeon Kim, and Dong Myong Kim

Citation: *Appl. Phys. Lett.* **110**, 043501 (2017); doi: 10.1063/1.4974893

View online: <http://dx.doi.org/10.1063/1.4974893>

View Table of Contents: <http://aip.scitation.org/toc/apl/110/4>

Published by the [American Institute of Physics](#)

---

---

## Fabrication and characterization of Pt/Al<sub>2</sub>O<sub>3</sub>/Y<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As MOSFETs with low interface trap density

Seong Kwang Kim,<sup>1,2</sup> Dae-Myeong Geum,<sup>1,4</sup> Jae-Phil Shim,<sup>1</sup> Chang Zoo Kim,<sup>3</sup> Hyung-jun Kim,<sup>1</sup> Jin Dong Song,<sup>1</sup> Won Jun Choi,<sup>1</sup> Sung-Jin Choi,<sup>2</sup> Dae Hwan Kim,<sup>2</sup> Sanghyeon Kim,<sup>1,a)</sup> and Dong Myong Kim<sup>2,a)</sup>

<sup>1</sup>Center for Opto-Electronic Materials and Devices, Korea Institute of Science and Technology, Seoul 02792, South Korea

<sup>2</sup>School of Electrical Engineering, Kookmin University, Seoul 02707, South Korea

<sup>3</sup>Korea Advanced Nanofab Center, Suwon 16229, South Korea

<sup>4</sup>Department of Materials Science and Engineering, Seoul National University, Seoul 08826, South Korea

(Received 9 August 2016; accepted 12 January 2017; published online 23 January 2017)

In this work, we fabricated the In<sub>0.53</sub>Ga<sub>0.47</sub>As metal-oxide-semiconductor field-effect-transistors (MOSFETs) with a MOS interface of Y<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As and recessed gate structure. We investigated the interfacial properties of the gate stack and the junction characteristics of the fabricated MOSFETs. Low subthreshold slope ( $SS = 110$  mV/dec), high on/off current ratio ( $I_{\text{on}}/I_{\text{off}} = 10^6$ ), and high effective mobility of  $1600$  cm<sup>2</sup>/V·s were achieved in the MOSFETs at a sheet charge density ( $N_s = 1.2 \times 10^{12}$  cm<sup>-2</sup>). From the temperature dependence of  $I$ - $V$  characteristics, the interface trap density was extracted to be  $D_{\text{it}} = 2.2 \times 10^{11}$  cm<sup>-2</sup>·eV<sup>-1</sup> with a negligible trap-assisted leakage current. Published by AIP Publishing. [<http://dx.doi.org/10.1063/1.4974893>]

InGaAs is the most prospective channel alternative for n-channel field effect transistors in future logic devices due to its high electron mobility and injection velocity.<sup>1,2</sup> Recent advance in metal-oxide-semiconductor (MOS) interface control in high- $k$ /InGaAs systems allows a low  $SS$  and high effective mobility, which are important to reduce  $V_{\text{DD}}$  in VLSI circuits.<sup>3-5</sup> In particular, the trivalent oxide has a better interfacial quality than the HfO<sub>2</sub>/InGaAs interface.<sup>6,7</sup> Finally, we chose the Y<sub>2</sub>O<sub>3</sub> gate dielectric because the  $k$ -value of Y<sub>2</sub>O<sub>3</sub> (14–17.8) is higher than that of Al<sub>2</sub>O<sub>3</sub> (9–10), which is typically used as an interfacial layer. Suzuki *et al.*<sup>8</sup> reported a low equivalent oxide thickness (EOT) gate stack using the Al<sub>2</sub>O<sub>3</sub> layer as an interfacial layer between InGaAs and HfO<sub>2</sub> (higher- $k$  material than Al<sub>2</sub>O<sub>3</sub>). Recent studies on InGaAs MOSFETs have used Al<sub>2</sub>O<sub>3</sub>/ a higher- $k$  gate dielectric for the gate stack with a thin EOT.<sup>9-11</sup> For an ultimate EOT scaling, on the other hand, the  $k$ -value of the interfacial layer should also be scaled. Therefore, developing a higher- $k$  interfacial layer than the dielectric constant of Al<sub>2</sub>O<sub>3</sub> is quite important. However, the gate stack of Al<sub>2</sub>O<sub>3</sub> has been studied widely than other high- $k$  dielectrics. Although Chang *et al.*<sup>12</sup> reported InGaAs MOSFETs with Y<sub>2</sub>O<sub>3</sub>, the extracted interface trap density ( $D_{\text{it}}$ ) in InGaAs MOSFETs was quite high, resulting in high  $SS$  at a given EOT. We also reported InGaAs MOSFETs with low  $SS$  utilizing Y<sub>2</sub>O<sub>3</sub> as a gate dielectric.<sup>13</sup> However, the device structure was a bottom gate InGaAs-on-insulator, which remained for a feasibility study.

In this work, therefore, we investigated the interfacial properties of Y<sub>2</sub>O<sub>3</sub>/In<sub>0.53</sub>Ga<sub>0.47</sub>As by using In<sub>0.53</sub>Ga<sub>0.47</sub>As metal-oxide-semiconductor (MOS) capacitors. We also investigated the electrical performance and junction characteristics

of top-gate In<sub>0.53</sub>Ga<sub>0.47</sub>As metal-oxide-semiconductor field-effect-transistors (MOSFETs) with Y<sub>2</sub>O<sub>3</sub> as a gate dielectric and recessed gate structure.

To investigate the MOS interface between the gate insulator (Y<sub>2</sub>O<sub>3</sub>) and In<sub>0.53</sub>Ga<sub>0.47</sub>As channel, we fabricated the MOS capacitors. The channel layers are 500-nm-thick n-In<sub>0.53</sub>Ga<sub>0.47</sub>As (doping concentration,  $N_D$  of approximately  $1 \times 10^{16}$  cm<sup>-3</sup>), which was grown on a highly doped n-InP (001) wafer with  $N_D \sim 10^{18}$  cm<sup>-3</sup> by the metal organic chemical vapor deposition (MOCVD). After at *ex-situ* surface treatment of the III-V wafers with NH<sub>4</sub>OH and (NH<sub>4</sub>)<sub>x</sub>S solutions, a 10-nm-thick-Y<sub>2</sub>O<sub>3</sub> layers were deposited on III-V layers by the electron beam (EB) evaporator.

Then, 5-nm-thick-Al<sub>2</sub>O<sub>3</sub> layers were deposited on Y<sub>2</sub>O<sub>3</sub> layers by the atomic layer deposition (ALD). Finally, the gate was formed by the Pt (30 nm)/Au (70 nm) deposition.

To verify the effect of the post metallization annealing (PMA), MOS capacitors were annealed at several temperatures by the annealing chamber. Figure 1 shows a schematic image of the MOS capacitor and the multi-frequency  $C$ - $V$  characteristics of the MOS capacitors annealed in N<sub>2</sub> ambient at an annealing temperature of 250, 300, 350, and 400 °C. As-deposited device showed poor  $C$ - $V$  characteristics with a severe frequency dispersion. Annealed devices at 250 and 300 °C showed a significant improvement of  $C$ - $V$  characteristics compared with the as-deposited device in the frequency dispersion and steep capacitance change by gate voltage sweeping from the accumulation to the depletion states. The MOS capacitor annealed at 350 °C showed the steepest capacitance change and the smallest frequency dispersion. However, with annealed device at 400 °C,  $C$ - $V$  characteristics were slightly degraded at the bias range from the depletion to the inversion states.

To quantitatively evaluate the  $C$ - $V$  characteristics and interfacial quality, we extracted  $D_{\text{it}}(E)$  by the conductance

<sup>a)</sup>Electronic addresses: sh-kim@kist.re.kr and dmkim@kookmin.ac.kr.




FIG. 1.  $C$ - $V$  characteristics of Pt/ $\text{Al}_2\text{O}_3$ / $\text{Y}_2\text{O}_3$ / $n$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOS capacitors at several frequencies (a) schematic image of MOS capacitors (b) as-deposited (c) after RTA at 250 °C (d) 300 °C (e) 350 °C (f) 400 °C for 30 min at  $\text{N}_2$  ambient.

method. We obtained the parallel conductance per unit area ( $G_p$ ) from the measured equivalent circuit. We note that  $G_p/\omega$  value is modeled as

$$\frac{G_p}{\omega} = \frac{\omega G_m C_{\text{ox}}^2}{G_m^2 + \omega^2 (C_{\text{ox}} - C_m)^2} \quad (1)$$

with  $G_m$  as the measured conductance per unit area,  $C_{\text{ox}}$  as the oxide capacitance per unit area,  $\omega = 2\pi f$  as the angular frequency, and  $C_m$  as the measured capacitance per unit area. Fig. 2(a) shows the fitted  $G_p/\omega$  versus the frequency curve extracted by Eq. (1). We also considered the surface potential fluctuation (SPF) due to the non-uniformity of the oxide charge and the interface traps.<sup>14</sup> Finally, we obtained the experimental  $D_{\text{it}}(E)$  ranging from  $10^{11}$  to  $10^{12} \text{ cm}^{-2} \cdot \text{eV}^{-1}$  considering the SPF. Annealed sample at 400 °C has generally a higher  $D_{\text{it}}(E)$  than that at 350 °C. Possible origin of this degradation is the Ga up-diffusion, which occurred with annealing at a high temperature of 400 °C.<sup>15</sup> The MOS capacitor annealed at 350 °C had the lowest  $D_{\text{it}}(E)$  among devices shown in Fig. 2(b). We found that the best annealing temperature to achieve a low  $D_{\text{it}}$  is observed to be  $T = 350$  °C and  $D_{\text{it}} \sim 2.2 \times 10^{11} \text{ cm}^{-2} \cdot \text{eV}^{-1}$ . This is quite low among any high- $k$ /In $_{0.53}\text{Ga}_{0.47}\text{As}$  interface and is comparable with that of reported high- $k$ /In $_{0.53}\text{Ga}_{0.47}\text{As}$  interface such as  $\text{Y}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As} \sim 8 \times 10^{11} \text{ cm}^{-2} \cdot \text{eV}^{-1}$  and  $\text{Al}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As} \sim 1 \times 10^{12} \text{ cm}^{-2} \cdot \text{eV}^{-1}$ .<sup>12,16-18</sup> Also, the interfacial quality of  $\text{Y}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  showed lower  $D_{\text{it}}$  values than that of  $\text{Al}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  as shown in Fig. 2(b).




FIG. 2. (a) The comparison of parallel conductance ( $G_p/\omega$ ) versus frequency between as-deposited, RTA at 250, 300, 350, and 400 °C at  $E - E_i = 0.06 \text{ eV}$  (b) Energy distribution of  $D_{\text{it}}(E)$ , evaluated by the conductance method for Pt/ $\text{Al}_2\text{O}_3$ / $\text{Y}_2\text{O}_3$ / $n$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOS capacitors with an annealing temperature.

Fig. 3(a) shows a schematic image of the device structure and fabrication process. To fabricate the recessed gate In $_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs, epitaxial layers were grown on semi-insulating (S. I) InP (001) wafer by the MOCVD process. The 50-nm-thick InP buffer layer ( $N_A \sim 1 \times 10^{17} \text{ cm}^{-3}$ ) was grown on S. I. InP (001) wafer. The device layers were composed of 20-nm-thick In $_{0.53}\text{Ga}_{0.47}\text{As}$  channel (unintentionally doped), 5-nm-thick InP etch stop (unintentionally doped), 50-nm-thick  $n^+$  In $_{0.53}\text{Ga}_{0.47}\text{As}$  contact layer ( $N_D \sim 1 \times 10^{19} \text{ cm}^{-3}$ ) from the bottom side. In the first, device isolation was carried out by the mesa etching process. Then,  $n^+$  In $_{0.53}\text{Ga}_{0.47}\text{As}$  and InP were recessed in gate regions by citric acid and HCl solutions, respectively. Subsequently, it was cleaned by acetone,  $\text{NH}_4\text{OH}$ , and  $(\text{NH}_4)_2\text{S}$  solutions to remove the native oxide and to passivate the surface by sulfur(S) atoms. As a gate dielectric, 10-nm-thick  $\text{Y}_2\text{O}_3$  and 5-nm-thick  $\text{Al}_2\text{O}_3$  was deposited by EB evaporator and ALD, respectively. Here,  $\text{Al}_2\text{O}_3$  was deposited for the step-coverage around the mesa to prevent the leakage current over the edge. The gate metal (Pt/Au) was formed by the EB evaporation, followed by the rapid thermal annealing (RTA) at 350 °C for 1 min. in  $\text{N}_2$  ambient. Finally, Ni was deposited for the S/D contacts. Cross-sectional




FIG. 3. (a) Schematic image of the final device structure and fabrication process of InGaAs MOSFETs (b) Cross-sectional TEM image of  $\text{Y}_2\text{O}_3$ /InGaAs interface.




FIG. 4. (a) Transfer and (b) output characteristics of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs with  $L_G$  of  $4 \mu\text{m}$ . Good transfer and output characteristics were observed with  $SS = 110 \text{ mV/dec}$  and on/off ratio of  $10^6$ . (c) Effective mobility ( $\mu_{\text{eff}}$ ) characteristics of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs.  $\mu_{\text{eff}}$  is about two times higher than that of Si MOSFETs.

transmission electron microscope (TEM) image of the fabricated  $\text{Y}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  stack in Fig. 3(b) shows an abrupt interface between  $\text{Y}_2\text{O}_3$  and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ .

Electrical characterization was carried out for the fabricated  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs. Figs. 4(a) and 4(b) show the typical drain current ( $I_{DS}$ )– $V_{GS}$  (gate voltage) and  $I_{DS}$ – $V_{DS}$  (drain voltage) characteristics of the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs with a gate length ( $L_G$ ) of  $4 \mu\text{m}$ . Good  $I_{DS}$ – $V_{GS}$  curves were obtained with steep subthreshold slope ( $SS = 110 \text{ mV/dec}$ ) considering a thick equivalent oxide thickness (EOT) ( $\sim 4.6 \text{ nm}$ ) of the device and a high on/off ratio ( $10^6$ ). We obtained the gate current at least 4-orders lower than the drain current. Also, a clear current saturation was observed in the output characteristics.

To further characterize the electrical properties of the gate stack and the junction formation in the fabricated MOSFETs, we evaluated the effective mobility ( $\mu_{\text{eff}}$ ) and temperature dependence of  $I$ - $V$  characteristics. We obtained  $\mu_{\text{eff}} \sim 1600 \text{ cm}^2/\text{V}\cdot\text{s}$  at the sheet charge density ( $N_s$ ) =  $1.2 \times 10^{12} \text{ cm}^{-2}$  due to the good interfacial quality between  $\text{Y}_2\text{O}_3$  and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ .  $\mu_{\text{eff}}$  values were obtained to be roughly two times higher than that of Si MOSFET all over the range of  $N_s$  as shown in Fig. 4(c). Our  $\mu_{\text{eff}}$  value is comparable to that reported of the other group.<sup>19</sup> Fig. 5(a) shows the temperature dependence of transfer curves of the  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFET with  $L_G = 4 \mu\text{m}$  at  $V_{DS} = 0.05 \text{ V}$ . To investigate the leakage current mechanism at the off-state, we evaluated the temperature-dependence of the off-state current ( $I_{\text{off}}$ ). Inset of Fig. 5(a) shows  $I_{\text{off}}$  at several bias points as a function of  $1/kT$

with  $kT$  as the average thermal energy. It was found that  $\ln(I_{\text{off}})$  and  $1/kT$  shows a linear relationship. From the slope of the plot in inset of Fig. 5(a), the activation energy ( $E_a$ ) was extracted to be  $E_a \sim 0.37 \text{ eV}$  which is close to a half of bandgap of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ .  $I_{\text{off}}$  behaviors in our device that can be explained by the generation current ( $I_{\text{gen}}$ ) in PN junction, which can be expressed by

$$I_{\text{gen}} = A_j \int_0^{W_d} qg_{th} dx \cong A_j \frac{qn_i}{2\tau_o} W_d \quad \text{with } g_{th} = \frac{n_i}{2\tau_o}, \quad (2)$$

where  $A_j$ ,  $n_i$ ,  $\tau_o$ , and  $W_d$  as the effective junction area, the intrinsic carrier concentration, the excess carrier lifetime in the depletion region, and the depletion width, respectively. Since  $I_{\text{gen}}$  is proportional to  $n_i$ , an activation energy ( $E_a$ ) of  $I_{\text{off}}$  in PN junction dominated by  $I_{\text{gen}}$  is extracted to be  $E_g/2$ . This result indicates that the generation current is dominant in the S/D junction in the device at the off-state and the trap-assisted tunneling current is quite minor in the S/D junction.  $SS$  was monotonically decreased with decreasing the temperature as shown in Fig. 5(b). From the relationship between  $SS$  and temperature,  $D_{it}$  was extracted to be  $2.2 \times 10^{11} \text{ cm}^{-2}\cdot\text{eV}^{-1}$ , which is quite low among the reported  $D_{it}$  values of high- $k$ /InGaAs interfaces.  $SS$  is expected to be further improved by scaling the EOT and reducing  $D_{it}$ . Here, we assumed that the channel layer is fully depleted. ( $C_{\text{dep}}$  is  $6.11 \times 10^{-7} \text{ F/cm}^2$ ,  $\epsilon_{\text{InGaAs}} = 13.8\epsilon_0$ )

Finally, in this work, we obtained  $SS = 110 \text{ mV/dec}$  and  $D_{it}$  of approximately  $2.2 \times 10^{11} \text{ cm}^{-2}\cdot\text{eV}^{-1}$ . We found that  $D_{it}$  in the MOSFETs with the MOS interface of  $\text{Y}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ . By scaling down of the EOT and channel thickness, it is expected to achieve  $SS \sim 60 \text{ mV/dec}$  with the  $\text{Al}_2\text{O}_3/\text{Y}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  gate stack.<sup>19</sup> We believe that our work with thick EOT is also quite meaningful as a feasibility study. Also, further improvements of the electrical properties in  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs are expected through further process optimization such as EOT and gate length scaling as well as a thin body structure as a future work.

In this study, we fabricated  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs with a MOS interface of  $\text{Y}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and a recessed gate structure. We investigated the electrical properties of fabricated  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs and achieved low  $SS$  ( $=110 \text{ mV/dec}$ ) and high on/off ratio ( $=10^6$ ). The effective channel carrier mobility  $\mu_{\text{eff}}$  was also as high as  $1600 \text{ cm}^2/\text{V}\cdot\text{s}$  at  $N_s = 1.2 \times 10^{12} \text{ cm}^{-2}$ , which is much higher than the conventional Si MOSFETs. From the temperature dependence of




FIG. 5. (a) Temperature dependence of the transfer characteristics of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs. Inset shows  $I_{\text{off}}$  at gate bias =  $-1 \text{ V}$  as a function of temperature for fabricated devices. (b) temperature-dependence of  $SS$ . Calculated  $SS$  lines with and without  $D_{it}$ .

$I$ - $V$  characteristics, we obtained  $D_{it} = 2.2 \times 10^{11} \text{ cm}^{-2} \cdot \text{eV}^{-1}$  and a negligible trap-assisted leakage current in the S/D junction. These results strongly suggest that  $\text{Y}_2\text{O}_3$  is a promising dielectric interlayer for extremely low EOT gate stack in  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs.

This work was supported by the National Research Foundation of Korea (NRF) Grant funded by the Korean Government (MSIP) (No. 2016R1A5A1012966) and partly by the National Research Foundation of Korea (Grant No. 2015004870) and by the KIST Institutional Program (2E26420), KIST and by the Future Semiconductor Device Technology Development Program (10052962) funded by MOTIE (Ministry of Trade, Industry & Energy).

<sup>1</sup>J. A. del Alamo, *Nature* **479**, 317 (2011).

<sup>2</sup>S. Takagi, T. Irisawa, T. Tezuka, T. Numata, S. Nakaharai, N. Hirashita, Y. Moriyama, K. Usuda, E. Toyoda, S. Dissanayake, M. Shichijo, R. Nakane, S. Sugahara, M. Takenaka, and N. Sugiyama, *IEEE Trans. Electron Devices* **55**, 21 (2008).

<sup>3</sup>J. Lin, D. A. Antoniadis, and J. A. del Alamo, *IEEE Trans. Electron Devices* **62**, 3470 (2015).

<sup>4</sup>J. J. Gu, X. Wang, H. Wu, R. G. Gordon, and P. D. Ye, *IEEE Electron Device Lett.* **34**, 608 (2013).

<sup>5</sup>J. Lin, X. Cai, Y. Wu, D. A. Antoniadis, and J. A. del Alamo, *IEEE Electron Device Lett.* **37**, 381 (2016).

<sup>6</sup>N. Taoka, M. Yokoyama, S. H. Kim, R. Suzuki, S. Lee, R. Iida, T. Hoshii, W. Jevasuwan, T. Maeda, T. Yasuda, O. Ichikawa, N. Fukuhara, M. Hata, M. Takenaka, and S. Takagi, *Appl. Phys. Lett.* **103**, 143509 (2013).

<sup>7</sup>L. Lin and J. Robertson, *J. Vac. Sci. Technol., B* **30**, 04E101 (2012).

<sup>8</sup>R. Suzuki, N. Taoka, M. Yokoyama, S. Lee, S. H. Kim, T. Hoshii, T. Yasuda, W. Jevasuwan, T. Maeda, O. Ichikawa, N. Fukuhara, M. Hata, M. Takenaka, and S. Takagi, *Appl. Phys. Lett.* **100**, 132906 (2012).

<sup>9</sup>T.-W. Kim, D.-H. Kim, D. H. Koh, H. M. Kwon, R. H. Baek, D. Veksler, C. Huffman, K. Matthews, S. Oktyabrsky, A. Greene, Y. Ohsawa, A. Ko, H. Nakajima, M. Takahashi, T. Nishizuka, H. Ohtake, S. K. Banerjee, S. H. Shin, D.-H. Ko, C. Kang, D. Gilmer, R. J. W. Hill, W. Maszara, C. Hobbs, and P. D. Kirsch, in *Proceedings of the Technical Digest—International Electron Devices Meeting* (2013), p. 425.

<sup>10</sup>J. J. Gu, X. W. Wang, H. Wu, J. Shao, A. T. Neal, M. J. Manfra, R. G. Gordon, and P. D. Ye, in *IEDM Technical Digest* (2012), p. 633.

<sup>11</sup>J. Huang, N. Goel, H. Zhao, C. Y. Kang, K. S. Min, G. Bersuker, S. Oktyabrsky, C. K. Gaspe, M. B. Santos, P. Majhi, P. D. Kirsch, H. H. Tseng, J. C. Lee, and R. Jammy, in *IEDM Technical Digest* (2009), p. 355.

<sup>12</sup>P. Chang, H.-C. Chiu, T.-D. Lin, M.-L. Huang, W.-H. Chang, S.-Y. Wu, K.-H. Wu, M. Hong, and J. Kwo, *Appl. Phys. Exp.* **4**, 114202 (2011).

<sup>13</sup>S. H. Kim, D.-M. Geum, M.-S. Park, and W. J. Choi, *IEEE Electron Device Lett.* **36**, 451 (2015).

<sup>14</sup>D. K. Schroder, *Semiconductor Material and Device Characterization* (Wiley, New Jersey, 2006), p. 347.

<sup>15</sup>J. Huang, N. Goel, P. Lysaght, D. Veksler, P. Nagaiah, S. Oktyabrsky, J. Price, H. Zhao, Y. T. Chen, J. C. Lee, J. C. Woicik, P. Majhi, P. D. Kirsch, and R. Jammy, in *VLSI-TSA* (2011).

<sup>16</sup>C.-Y. Chang, M. Yokoyama, S.-H. Kim, O. Ichikawa, T. Osada, M. Hata, M. Takenaka, and S. Takagi, *Microelectron. Eng.* **109**, 28 (2013).

<sup>17</sup>V. Djara, M. Sousa, N. Dordevic, L. Czornomaz, V. Deshpande, C. Marchiori, E. Uccelli, D. Caimi, C. Rossel, and J. Fompeyrine, *Microelectron. Eng.* **147**, 231 (2015).

<sup>18</sup>T.-W. Kim, H.-M. Kwon, S. H. Shin, C.-S. Shin, W.-K. Park, E. Chiu, M. Rivera, J. I. Lew, D. Veksler, T. Orzali, and D.-H. Kim, *IEEE Electron Device Lett.* **36**, 672 (2015).

<sup>19</sup>A. Alian, M. A. Pourghaderi, Y. Mols, M. Cantoro, T. Ivanov, N. Collaert, and A. Thean, in *IEDM Technical Digest* (2013), p. 437.