

Hybrid integration of carbon nanotube and amorphous InGaZnO thin-film transistors

Yongwoo Lee^{a,1}, Haesun Jung^{a,1}, Jinsu Yoon¹, Jun Tae Jang¹, Bongsik Choi¹, Hyo-Jin Kim¹, Geon-Hwi Park¹, Min-Ho Kang², Dong Myong Kim¹, Dae Hwan Kim^{1,*}, and Sung-Jin Choi^{1,*}

¹*School of Electrical Engineering, Kookmin University, Seoul 02707, Korea*

²*Department of Nano-process, National Nanofab Center (NNFC), Daejeon 34141, Korea*

*E-mail: sjchoiee@kookmin.ac.kr and drlife@kookmin.ac.kr

^aThese authors are equally contributed to this work

Carbon nanotube (CNT) network thin films have emerged as potential building blocks for macroelectronics due to its high carrier mobility and large current density. However, CNT-based thin-film transistors (TFTs) typically exhibited only p-type characteristics under ambient conditions [1, 2]. Therefore, the implementation of n-type transistors are required to realize various CMOS integrated circuits. In this work, we demonstrate hybrid integrated circuits based on p-type CNT TFTs and n-type InGaZnO (IGZO) TFTs. Highly purified 99% semiconducting CNT TFTs exhibit the normalized on-state current ($I_{ON} \times L/W$) of 2.66 μA defined at $V_{GS} = -5$ V and IGZO TFTs show $I_{ON} \times L/W$ of 2.83 μA defined at $V_{GS} = +5$ V. By employing these TFTs, we implemented hybrid complementary inverters with p-type CNT TFTs and n-type IGZO TFTs with supply voltages (V_{DD} s) ranging from 4 to 10 V. The maximum voltage gain of 123 and the maximum power consumption of 98 μW occurs at a V_{DD} of 10 V. Finally, we also show the operations of the two-input NAND and NOR gates fabricated based on the CNT and IGZO TFTs at a V_{DD} of 10 V. As a result, the logic circuits return correct logical functions according to input signals. We believe that the approach of hybrid integration allows to combine the strength of p-type CNT and n-type IGZO TFTs for optimizing CMOS circuit design.




Fig 1. Transfer characteristics of (a) the CNT-TFT and (b) the IGZO-TFT. (c) Voltage transfer characteristics (VTC) of hybrid inverter based on CNT and IGZO TFTs. (d) NAND and (e) NOR logic gates consisting of the CNT-TFTs and the IGZO-TFTs

Acknowledgments This work was supported by NRF (2016R1A2B4011366 and 2016R1A5A1012966) and by the Future Semiconductor Device Technology Development Program (Grant 10067739) funded by MOTIE and KSRC.

References [1] A. Javey, et al., *Nat. Mater.*, 1(4), pp. 241-246 (2002). [2] C. Biswas, et al., *Adv. Funct. Mater.*, 21, pp. 3806-3826 (2014).