

Impact of Ground Plane Doping and Bottom-Gate Biasing on Electrical Properties in $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs and Donor Wafer Reusability Toward Monolithic 3-D Integration With $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ Channel

Seong Kwang Kim, Jae-Phil Shim^{ID}, Dae-Myeong Geum, Jaewon Kim, Chang Zoo Kim, Han-Sung Kim, Jin Dong Song, Sung-Jin Choi^{ID}, Dae Hwan Kim^{ID}, *Senior Member, IEEE*, Won Jun Choi, Hyung-Jun Kim, Dong Myong Kim^{ID}, and Sanghyeon Kim^{ID}, *Member, IEEE*

Abstract—In this paper, we fabricated $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -on-insulator (OI) MOSFETs on Si substrates with different doping types to mimic ground plane doping using direct wafer bonding and epitaxial lift-off (ELO) techniques. We investigated the impact of doping types on the ground plane and the backgate biasing, which are important and preferable components in monolithic 3-D (M3D) integration, on the electrical properties of MOSFETs, such as the threshold

voltage (V_T) and the effective mobility (μ_{eff}). It was found that V_T and μ_{eff} were significantly modulated by the back-substrate doping and the backbiasing. These observations were explained by the change of carrier distributions, which were confirmed by technology computer-aided design simulation. Furthermore, we investigated the reusability of InP donor substrates for sequential epitaxial growth after ELO process toward a cost-effective M3D integration with the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel.

Index Terms—III–V, compound semiconductor, epitaxial lift-off (ELO), InGaAs, InGaAs-OI, monolithic 3-D (M3D), MOSFETs, wafer bonding, wafer reuse.

I. INTRODUCTION

MONOLITHIC 3-D (M3D) integration has received much attention from the industry as well as academia due to their benefits in high integration density of devices and the reduction of power consumption via vertical device stacking [1]–[3]. Moreover, an interconnection delay can be reduced by minimizing the resistance of interconnection wires [4]. On the other hand, in terms of the fabrication process for the M3D integration, a low-temperature processing is necessary to fabricate devices to protect bottom devices during the fabrication of top devices. From this aspect, high mobility channels, such as III–V compound semiconductors and Ge, have a strong advantage, because processing temperature for them is typically lower than 400 °C [4]–[10]. Among III–V compound semiconductors, InGaAs has been actively studied as a channel material for n-FETs of the next node logic applications, because InGaAs has quite attractive characteristics of high effective mobility and injection velocity than those of silicon [8]–[18]. There are several methods for stacking the InGaAs channel toward the M3D integration, such as the direct epitaxial growth, the aspect ratio trapping, the confined epitaxial lateral overgrowth, and the direct wafer bonding (DWB) [6]–[12], [14], [16]–[18]. Among these methods, the DWB using an oxide bonding material is the most straightforward and the best way to stack high-quality films at low process temperature for M3D, because the epitaxy-based

Manuscript received January 21, 2018; accepted February 22, 2018. This work was supported in part by the National Research Foundation of Korea (NRF) grant through the Korean Government (MSIP) under Grant 2016R1A5A1012966 and Grant 2017R1A2B4007820, in part by NRF under Grant 2015004870 and Grant 2016910562, in part by the KIST Institutional Program under Grant 2E27160, KIST, South Korea, and in part by the Future Semiconductor Device Technology Development Program through the Ministry of Trade, Industry and Energy under Grant 10052962. The review of this paper was arranged by Editor M. S. Bakir. (Corresponding authors: Dong Myong Kim; Sanghyeon Kim.)

S. K. Kim, J. D. Song, and W. J. Choi are with the Center for Opto-Electronic Materials and Devices, Korea Institute of Science and Technology, Seoul 02792, South Korea.

J.-P. Shim is with the Center for Spintronics, Korea Institute of Science and Technology, Seoul 02792, South Korea.

D.-M. Geum is with the Center for Opto-Electronic Materials and Devices, Korea Institute of Science and Technology, Seoul 02792, South Korea, and also with the Department of Materials Science and Engineering, Seoul National University, Seoul 151-742, South Korea.

J. Kim, S.-J. Choi, D. H. Kim, and D. M. Kim are with Kookmin University, Seoul 02707, South Korea (e-mail: dmkim@kookmin.ac.kr).

C. Z. Kim is with the Korea Advanced Nano Fab Center, Suwon 443-766, South Korea.

H.-S. Kim is with the Center for Spintronics, Korea Institute of Science and Technology, Seoul 02792, South Korea, and also with the KU-KIST Graduate School of Converging Science and Technology, Seoul 136-791, South Korea.

H.-J. Kim is with the Center for Spintronics, Korea Institute of Science and Technology, Seoul 02792, South Korea, and also with the Division of Nano and Information Technology, Korea Institute of Science and Technology School, Korea University of Science and Technology, Seoul 02792, South Korea.

S. Kim is with the Center for Opto-Electronic Materials and Devices, Korea Institute of Science and Technology, Seoul 02792, South Korea, and also with the Division of Nano and Information Technology, Korea Institute of Science and Technology School, Korea University of Science and Technology, Seoul 02792, South Korea (e-mail: sh-kim@kist.re.kr).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2018.2810304




Fig. 1. Schematic of M3D integration with the InGaAs channel and its stacking flow. The proposed integration concept includes the ground plane and the metal plate in ILD for V_T control and the use of DWB/ELO for donor wafer reuse.

method needs high process temperature, typically over 500 °C, during the growth of the channel layer. Fig. 1 shows the schematic of M3D integration with the InGaAs channel and its stacking flow of the DWB and the epitaxial lift-off (ELO) with a donor-wafer recycling.

A stacked structure by oxide bonding naturally has a backgate structure of the metal plate and the doped ground plane in top-level device (>2nd tier) and bottom-level device, respectively. As observed in SOI devices, a ground plane plays an important role in the control of the short-channel effect, the mobility, and the threshold voltage (V_T) in MOSFETs [19]–[21]. However, there are quite limited studies on these issues in InGaAs-OI MOSFETs [22]. Here, the metal plates patterned in the interlayer dielectric (ILD) seem to affect the wafer bonding, but the wafer with an additional oxide can be used for sequential wafer bonding after surface planarization. Moreover, hybrid bonding with a mixed pattern of metal and also oxide can be the viable solution to fabricate stacked structure even for higher tier device layers (second tier and above).

On the other hand, to explore M3D with the InGaAs channel, cost issues are quite problematic, because III–V substrate is typically more expensive than Si. Therefore, the M3D process design with the InGaAs channel must take account of the integration route for the process cost reduction.

In this paper, we demonstrated InGaAs-OI MOSFETs on Si substrates with different doping types to mimic the ground plane doping using the DWB and the ELO process [7]–[10]. We systematically investigated the impact of the ground plane doping and the backgate bias on the electrical characteristics. Furthermore, we investigated the wafer reusability of the InP donor wafer after the ELO process for a cost-effective M3D integration.

II. FABRICATION OF $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs

Fig. 2(a) shows a schematic of the device structure and the fabrication process flow. To fabricate $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs, first, we fabricated $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI wafer via the DWB and the ELO processes [7]. Device layers were composed of a 20-nm-thick $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel [unintentionally doped (UID)], a 5-nm-thick InP etch stop (UID), and a 50-nm-thick n^+ $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ contact




Fig. 2. (a) Schematic of the device structure and fabrication process of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs. (b) Cross-sectional TEM image of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs. (c) High-resolution cross-sectional TEM image of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ region. (d) EDX mapping profile of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs.

layer ($N_D \sim 1 \times 10^{19} \text{ cm}^{-3}$) from the bottom side. In this paper, we used a channel thickness of 20 nm, but a thinner channel thickness less than 10 nm will be needed to achieve a good short-channel effect control. In that channel thickness regime, a channel thickness fluctuation scattering will also impact on the mobility characteristics. Therefore, forming uniform InGaAs layer and/or introducing quantum well structure will be helpful to further explore these kinds of InGaAs-OI devices [14], [23]–[25]. Furthermore, introducing Fin structure even in III–V-OI will provide a better electrostatics [26]. Next, n^+ $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ was recessed in gate regions by a citric acid. Subsequently, InP was recessed by digital etching using O_2 plasma and the HF solution. Then, Ni/Au was deposited for the source and drain contacts [27], [28]. Before the gate-stack formation, the wafer was cleaned by acetone, NH_4OH , and $(\text{NH}_4)_2\text{S}$ solutions to remove the native oxide and to passivate the surface by sulfur (S) atoms. As a gate dielectric, 10-nm-thick Y_2O_3 and 5-nm-thick Al_2O_3 were deposited. Here, the equivalent oxide thickness of the gate-stack was 4.6 nm, which can be further scaled by thickness thinning and/or using higher k second layer materials instead of Al_2O_3 . In this process, we first formed S/D contacts and then carried out gate-stack formation, but this sequence can be changed with slight process modification. The gate metal (Pt/Au) was formed by the electron-beam evaporation, followed by the thermal annealing at 300 °C for 30 min in H_2 ambient [29]. A cross-sectional transmission electron microscope (TEM) image of fabricated $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs is shown in Fig. 2(b). It clearly shows the gate-stack and $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI on Si with a sharp MOS interface. High-resolution image of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ regions confirmed a high quality of the bonded $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ film and clean MOS interface, as shown




Fig. 3. (a) XRD spectra of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{Y}_2\text{O}_3/\text{Si}$ substrates. (b) Ideal and measured FWHM of XRD peak as a function of layer thickness.

in Fig. 2(c). An energy-dispersive X-ray spectroscopy (EDX) mapping image of the device in Fig. 2(d) highlights the atomic distributions of devices, showing sharp MOS interfaces of the top and bottom of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel.

To examine the crystal quality of bonded $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI, we measured X-ray diffraction (XRD) spectra of the sample. Fig. 3(a) showed the XRD spectra of transferred $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{InP}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ layer (50/5/20 nm) on Si layer. Clear two peaks were found at 63.4° and 69.2° , corresponding to the peaks from $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ and Si, confirming the high quality of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI on the Si structure. Furthermore, we extracted the full-width half-maximum (FWHM) of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ peak and plotted it in an ideal FWHM value calculated by Scherrer's equation as a function of the film thickness in Fig. 3(b). The peak from the thin film with a thickness of 20 nm is also shown. Measured FWHM points clearly ride on the ideal line, showing that the DWB and the ELO process allow almost perfect crystal.

III. ELECTRICAL CHARACTERISTICS OF $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs

Electrical characterization was carried out for the fabricated $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs. Fig. 4 shows the typical drain current (I_{DS})–gate voltage (V_{GS}) and I_{DS} –drain voltage (V_{DS}) characteristics of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs with a gate length (L_{G}) of 100 μm fabricated on n^+ and p^+ Si substrates, respectively. Here, the resistivity of n^+ and p^+ Si were both around $0.005 \Omega \cdot \text{cm}$. n^+ and p^+ Si was doped by arsenic and boron, respectively. Thickness was $525 \pm 20 \mu\text{m}$. For both samples, well-behaved transfer characteristics were observed with the ON/OFF ratio of 10^5 – 10^6 . Also, output curves show a clear current saturation [Fig. 4(b) and (d)]. It was found that threshold voltage (V_{T}) of the device on n^+ Si substrates is more negative than that of the device on p^+ Si substrates. Decreased Fermi level of n^+ Si substrates makes efficient channel formation, resulting in negative V_{T} shift. Consistently, lower OFF-current was obtained in the device on p^+ Si substrates. Extremely low OFF-current of approximately $10^{-13} \text{ A}/\mu\text{m}$ is found in Fig. 4(c). Furthermore, I_{DS} itself at the same gate overdrive ($V_{\text{GS}} - V_{\text{T}}$) is larger in the device on n^+ Si substrate than that on p^+ Si substrates, as shown in Fig. 5(a).

To compare the transport characteristics of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs on n^+ and p^+ Si substrates, we evaluated




Fig. 4. (a) Transfer and (b) output characteristics of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs with L_{G} of 100 μm on n^+ Si substrate. (c) Transfer and (d) output characteristics of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs with L_{G} of 100 μm on p^+ Si substrate. Good transfer and output characteristics were observed and on/off ratio of 10^5 – 10^6 .




Fig. 5. (a) I_{DS} curves of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs on n^+ and p^+ Si substrates as a function of overdrive voltage. (b) The m_{eff} characteristics of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs on n^+ and p^+ Si substrates. m_{eff} of devices on n^+ Si substrates is about 33% higher than that of devices on p^+ Si substrates.

the effective mobility (μ_{eff}) in Fig. 5(b), which showed μ_{eff} in the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs on n^+ and p^+ Si substrates as a function of the sheet charge density (N_{s}). Here, N_{s} was estimated by $C_{\text{ox}} \cdot (V_{\text{GS}} - V_{\text{T}})$, where C_{ox} is oxide capacitance measured from control capacitor fabricated on $\text{n-In}_{0.53}\text{Ga}_{0.47}\text{As}$ ($N_{\text{D}} = 5 \times 10^{16} \text{ cm}^{-3}$) to exclude the effect of parasitic capacitance in present devices. We obtained μ_{eff} of approximately 2000 and $1500 \text{ cm}^2/\text{V}\cdot\text{s}$ at N_{s} of $1.2 \times 10^{12} \text{ cm}^{-2}$ for n^+ Si and p^+ Si substrates, respectively. The μ_{eff} characteristics of the device on n^+ Si showed 33% higher mobility than that of the device on p^+ Si. To further investigate




Fig. 6. Conduction band alignment and carrier distribution of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs on (a) n^+ and (b) p^+ Si substrates.




Fig. 7. (a) Transfer curves of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs on p^+ Si substrates with different V_{BG} values from 1 to -1 V. (b) V_{BG} dependence of V_T value in $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs. Large body factor of 0.43 was obtained in the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs.

the physical origin of these phenomena, we calculated carrier distribution of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs on n^+ and p^+ Si by solving 1-D Poisson's and Schrodinger's equations using the technology computer-aided design (TCAD) simulator, Silvaco. Fig. 6(a) and (b) shows the conduction band alignment and the carrier distribution of the devices on n^+ Si and p^+ Si substrates, respectively. The carrier distribution of the devices on n^+ and p^+ Si substrates were quite different, which is caused by the difference of the Fermi energy level between n^+ and p^+ Si substrates. It was found that the carrier distribution of the device on n^+ Si is more in the centroid of the channel than that of devices on p^+ Si substrates. It would be derived that the carrier distributes more in the centroid of the channel and possibly helps to be less influenced by the carrier scattering at the MOS interface.

One interesting benefit of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs from their device structure is the V_T tunability, which gives more flexibility of circuit design and power management of the chip [30]. Fig. 7(a) shows the transfer curves of devices on p^+ Si substrates with changing the bottom gate bias (V_{BG}) from 1 to -1 V. With a decrease of V_{BG} , positive V_T shift was observed due to the potential change by V_{BG} . V_{BG} dependence of V_T value of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI is shown in Fig. 7(b). The body factor ($\gamma = \Delta V_T / \Delta V_{BG}$) was observed to be 0.43, which is very high compared with the reported values in SOI, GOI, and III-V-OI so far [26]–[31]. The γ value is typically decided by the ratio of C_{BG} and C_{TG} , where C_{BG} and C_{TG} are the




Fig. 8. (a) Effective mobility μ_{eff} characteristics of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs on p^+ Si substrates with different V_{BG} values from 1 to -1 V. (b) Simulated carrier distributions in $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs at the same carrier concentration of $1 \times 10^{13} \text{ cm}^{-2}$ with V_{BG} of -1 , -0.5 , 0 , 0.5 , and 1 V.

bottom gate-to-channel capacitance and the top gate-to-channel capacitance. Since C_{BG}/C_{TG} was around 0.44 in our device, extracted γ value is quite reasonable. From this, it is assumed that buried oxide (BOX) thickness scaling allows further enhancement of the γ value directly.

Fig. 8(a) shows the μ_{eff} characteristics of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs with different V_{BG} values. The gradual decrease of μ_{eff} was observed with a decrease of V_{BG} , indicating that the relationship between μ_{eff} and V_{BG} should be considered to use bottom-gate biasing in the circuits. This μ_{eff} change by applying backgate biasing should be taken into account for active backgate biasing. It may make difficult to balance power consumption and high performance. However, forward (positive) and reverse (negative) backgate biasing are typically used to increase the performance (reduce V_{th}) and reduce the power consumption (increase V_{th}), respectively. In this line, our results indicate that μ_{eff} increases in the forward bias mode (high-performance mode), and OFF leakage current decreases in the reverse bias mode (low-power mode). Therefore, the impact of drive current reduction with a negative bias should not be so crucial if we consider corresponding operation mode. Of course, both V_{th} tuning and μ_{eff} change are very important and should be considered for the circuit design. Similarly, the ground plane doping should be considered depending on the application.

To understand these μ_{eff} behaviors, we simulated carrier distributions in the channel layer using TCAD. Fig. 8(b) shows the simulated carrier distributions of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs with different V_{BG} values at the same carrier concentration as $1 \times 10^{13} \text{ cm}^{-2}$. Naturally, carrier distributions were significantly changed by applying V_{BG} . Carriers are more concentrated in the channel centroid when V_{BG} is changed from negative to positive, as shown in Fig. 8(b). These potential change would be the physical origin of the μ_{eff} change with V_{BG} by minimizing the effect from the Coulombic scattering at the MOS interface, as also shown in SOI and GOI MOSFETs [34], [35]. Here, we did not take into account the interface trap density (D_{it}) at the interface between Y_2O_3 and InGaAs , whereas a good MOS interface is very important to achieve high carrier mobility in thin body-OI channel devices [35]. However, the mobility behaviors with a




Fig. 9. AFM images of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ surface grown on (a) fresh and regrown $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ surface on reused InP substrates with (b) H_3PO_4 - and (c) citric acid-based treatments before the epitaxial growth. (d) Raman spectra of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ surface of the same sample for AFM measurement.

different backgate biasing can still be explained by the relative carrier distribution across the channel layer, because the back-MOS interface and front MOS interface are the same as that of $\text{Y}_2\text{O}_3/\text{InGaAs}$ and should have similar interfacial properties.

Considering physical dimension of the devices, thinner Y_2O_3 BOX will provide more sensitive change of the potential distribution, which leads to the change of μ_{eff} , as thinner BOX provides a larger body factor ($\gamma \propto C_{\text{BG}}/C_{\text{TG}}$).

Also, to address the cost issue of the III-V layer stacking, we investigated the wafer reusability of the InP donor wafer by treating the surface after ELO process. After growing the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{AlAs}$ layer on InP, we mimicked the ELO process and removed all of the layers on InP with two different treatments of H_3PO_4 -based and citric acid-based solutions. Sequentially, we repeated the epitaxial growth of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ layers and the fabrication of MOSFETs on these treated wafers.

The quality of the epitaxial layers on the fresh and reused InP substrates was comparatively evaluated through the AFM image and the Raman spectra. Fig. 9(a)–(c) shows the AFM images of the fresh and reused wafers with two different treatments before the growth. They showed very smooth surface with R_{rms} of 0.16, 0.17, and 0.17 nm, indicating that a smooth epitaxial layer surface can be obtained even on the reused InP wafer. Fig. 9(d) shows the Raman shift of the reused wafer from the fresh wafer. The Raman shift of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ layer grown on the reused wafers with both pretreatments before the epitaxial growth was comparable to that from the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ layer grown on the fresh InP wafer.

Finally, to investigate the electrical properties of the epitaxial layer grown on reused wafer, we fabricated typical $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ on InP MOSFETs [28]. Fig. 10 showed transfer and mobility characteristics of devices from fresh and reused wafer, respectively. Transfer and mobility characteristics of device from reused wafer with H_3PO_4 -based solution treatment showed almost comparable characteristics with that of the device from fresh wafer. These results indicate that wafer separated from the device layer during the ELO can be reused for a next epitaxial growth, which lead to dramatic cost reduction for the device layer stacking toward M3D integration




Fig. 10. (a) Transfer curves and (b) comparative effective mobility μ_{eff} characteristics of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ grown on fresh and reused InP substrates.

with $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel materials. However, that citric acid-based solution-treated sample shows slightly a smaller mobility than H_3PO_4 -based solution-treated sample and the control sample on a fresh substrate, whereas surface morphology was almost the same. These results strongly indicate that surface roughness is not only impacting a factor for the epitaxial growth, and chemical termination or surface preparation before the growth is also an important factor for the reusability of the wafer after chemical treatment. We believe that dedicated surface preparation before the growth should be further explored, since this will also impact on the variability and reliability in short-channel devices.

IV. CONCLUSION

In this paper, we fabricated $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI MOSFETs on n^+ and p^+ Si substrates using the DWB and the ELO processes and systematically investigated the effect of the ground plane doping (n^+ and p^+ Si) and the backgate biasing on electrical properties of devices. The ground plane doping, represented by the doping of the bottom Si substrate, and the backgate biasing greatly influence on V_T and effective mobility characteristics of devices as shown before. Furthermore, for cost reduction of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ stacking processes, we investigated the reusability of InP substrates for the sequential epitaxial growth. We obtained very smooth and sharp Raman spectra of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ layer grown on a reused wafer. Fabricated $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFETs grown on a reused InP wafer also showed almost identical transfer and mobility characteristics with those from the fresh InP wafer. We expect that the proposed scheme provides a possible tuning of mobility and V_T and cost-effective $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -OI fabrication for M3D integration.

REFERENCES


- [1] S. K. Samal, D. Nayak, M. Ichihashi, S. Banna, and S. K. Lim, "Monolithic 3D IC vs. TSV-based 3D IC in 14 nm FinFET technology," in *Proc. IEEE S3S Conf.*, Oct. 2016, pp. 1–2, doi: [10.1109/S3S.2016.7804405](https://doi.org/10.1109/S3S.2016.7804405).
- [2] M. Vinet *et al.*, "Monolithic 3D integration: A powerful alternative to classical 2D scaling," in *Proc. IEEE S3S Conf.*, Oct. 2014, pp. 1–3, doi: [10.1109/S3S.2014.7028194](https://doi.org/10.1109/S3S.2014.7028194).
- [3] C.-C. Yang *et al.*, "Footprint-efficient and power-saving monolithic IoT 3D⁺ IC constructed by BEOL-compatible sub-10nm high aspect ratio (AR>7) single-grained Si FinFETs with record high I_{on} of 0.38 mA/ μm and steep-swing of 65 mV/dec. and $I_{\text{on}}/I_{\text{off}}$ ratio of 8," in *IEDM Tech. Dig.*, Dec. 2016, pp. 224–227, doi: [10.1109/IEDM.2016.7838379](https://doi.org/10.1109/IEDM.2016.7838379).

- [4] K. Chang, K. Acharya, S. Sinha, B. Cline, G. Yeric, and S. K. Lim, "Power benefit study of monolithic 3D IC at the 7 nm technology node," *IEEE/ACM Int. Symp. Low Power Electron. Design*, Jul. 2015, p. 201, doi: [10.1109/ISLPED.2015.7273514](#).
- [5] C.-M. V. Lu *et al.*, "Key process steps for high performance and reliable 3D Sequential Integration," in *Proc. VLSI Symp.*, Jun. 2017, pp. T226–T227, doi: [10.1109/VLSIT.2017.7998181](#).
- [6] V. Deshpande *et al.*, "Advanced 3D monolithic hybrid CMOS with sub-50 nm gate inverters featuring replacement metal gate (RMG)-InGaAs nFETs on SiGe-OI Fin pFETs," in *IEDM Tech. Dig.*, Dec. 2015, pp. 209–212, doi: [10.1109/IEDM.2015.7409658](#).
- [7] S. K. Kim *et al.*, "Cost-effective fabrication of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -on-insulator on Si for monolithic 3D via novel epitaxial lift-off (ELO) and donor wafer re-use," in *IEDM Tech. Dig.*, Dec. 2016, pp. 616–619, doi: [10.1109/IEDM.2016.7838479](#).
- [8] S. K. Kim *et al.*, "Fabrication of InGaAs-on-insulator substrates using direct wafer-bonding and epitaxial lift-off techniques," *IEEE Trans. Electron Devices*, vol. 64, no. 9, pp. 3601–3608, Sep. 2017, doi: [10.1109/TED.2017.2722482](#).
- [9] D.-M. Geum *et al.*, "Ultra-high-throughput production of III–V/Si wafer for electronic and photonic applications," *Sci. Rep.*, vol. 6, Feb. 2016, Art. no. 20610, doi: [10.1038/srep20610](#).
- [10] S.-H. Kim *et al.*, "Heterogeneous integration toward monolithic 3D chip," in *Proc. IEEE SSS Conf.*, Oct. 2017, paper 7.2.
- [11] S. Takagi *et al.*, "High mobility CMOS technologies using III–V/Ge channels on Si platform," *Solid-State Electron.*, vol. 88, pp. 2–8, Oct. 2013, doi: [10.1016/j.sse.2013.04.020](#).
- [12] M. L. Huang *et al.*, "In $_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFETs with high channel mobility and gate stack quality fabricated on 300 mm Si substrate," in *Proc. VLSI Symp.*, Jun. 2015, pp. T204–T205, doi: [10.1109/VLSIT.2015.7223675](#).
- [13] T.-W. Kim *et al.*, "L $_g$ =80 nm trigate quantum-well In $_{0.53}\text{Ga}_{0.47}\text{As}$ metal-oxide-semiconductor field-effect transistors with $\text{Al}_2\text{O}_3/\text{HfO}_2$ gate-stack," *IEEE Electron Device Lett.*, vol. 36, no. 3, pp. 223–225, Mar. 2015, doi: [10.1109/LED.2015.2393554](#).
- [14] S. Kim *et al.*, "Sub-60-nm extremely thin body In $_x\text{Ga}_{1-x}\text{As}$ -on-insulator MOSFETs on Si with Ni-InGaAs metal S/D and MOS interface buffer engineering and its scalability," *IEEE Trans. Electron Devices*, vol. 60, no. 8, pp. 2512–2517, Aug. 2013, doi: [10.1109/TED.2013.2270558](#).
- [15] C. B. Zota, F. Lindelow, L.-E. Wernersson, and E. Lind, "InGaAs trigate MOSFETs with record on-current," in *IEDM Tech. Dig.*, Dec. 2016, pp. 55–58, doi: [10.1109/IEDM.2016.7838336](#).
- [16] S.-W. Son *et al.*, "Record effective mobility obtained from In $_{0.53}\text{Ga}_{0.47}\text{As}/\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ quantum-well MOSFETs on 300-mm Si substrate," *IEEE Electron Device Lett.*, vol. 38, no. 6, pp. 724–727, Jun. 2017, doi: [10.1109/LED.2017.2695652](#).
- [17] N. Waldron *et al.*, "Gate-all-around InGaAs nanowire FETS with peak transconductance of 2200 $\mu\text{S}/\mu\text{m}$ at 50nm L $_g$ using a replacement Fin RMG flow," in *IEDM Tech. Dig.*, Dec. 2015, pp. 799–802, doi: [10.1109/IEDM.2015.7409805](#).
- [18] L. Czornomaz *et al.*, "Confined epitaxial lateral overgrowth (CELO): A novel concept for scalable integration of CMOS-compatible InGaAs-on-insulator MOSFETs on large-area Si substrates," in *Proc. VLSI Symp.*, Jun. 2015, pp. T172–T173, doi: [10.1109/VLSIT.2015.7223666](#).
- [19] A. Ohata *et al.*, "Impact of back-gate biasing on effective field and mobility in ultrathin silicon-on-insulator metal-oxide-semiconductor field-effect-transistors," *J. Appl. Phys.*, vol. 113, no. 14, p. 144514, Mar. 2013, doi: [10.1063/1.4799612](#).
- [20] J.-P. Noel *et al.*, "Multi-V $_T$ UTBB FDSOI device architectures for low-power CMOS circuit," *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp. 2473–2482, May 2010, doi: [10.1109/TED.2011.2155658](#).
- [21] C. Fenouillet-Beranger *et al.*, "Efficient multi-V $_T$ FDSOI technology with UTBOX for low power circuit design," in *Proc. VLSI Symp.*, Jun. 2010, pp. 65–66, doi: [10.1109/VLSIT.2010.5556118](#).
- [22] J. Lin, L. Czornomaz, N. Daix, D. A. Antoniadis, and J. A. del Alamo, "Ultrathin body InGaAs MOSFETs on III–V-on-insulator integrated with silicon active substrate (III–V-OIAS)," *IEEE Trans. Electron Devices*, vol. 63, no. 89, pp. 3088–3095, Aug. 2016, doi: [10.1109/TED.2016.2579642](#).
- [23] S.-H. Kim *et al.*, "Experimental study on electron mobility in In $_x\text{Ga}_{1-x}\text{As}$ -on-insulator metal-oxide-semiconductor field-effect transistors with in content modulation and MOS interface buffer engineering," *IEEE Trans. Nanotechnol.*, vol. 12, no. 4, pp. 621–628, Jul. 2013, doi: [10.1109/TNANO.2013.2265435](#).
- [24] S.-H. Kim *et al.*, "High performance sub-20-nm-channel-length extremely-thin body InAs-on-insulator Tri-gate MOSFETs with high short channel effect immunity and V_{th} tunability," in *IEDM Tech. Dig.*, Dec. 2013, pp. 429–432, doi: [10.1109/IEDM.2013.6724642](#).
- [25] S.-H. Kim *et al.*, "Experimental study on vertical scaling of InAs-on-insulator metal-oxide-semiconductor field-effect transistors," *Appl. Phys. Lett.*, vol. 104, no. 26, p. 263507, Jun. 2014, doi: [10.1063/1.4885765](#).
- [26] S.-H. Kim *et al.*, "High performance tri-gate extremely thin-body InAs-on-insulator MOSFETs with high short channel effect immunity and V_{th} tunability," *IEEE Trans. Electron Devices*, vol. 61, no. 5, pp. 1354–1360, May 2014, doi: [10.1109/TED.2014.2312546](#).
- [27] S. H. Kim *et al.*, "Self-aligned metal source/drain In $_x\text{Ga}_{1-x}\text{As}$ n-metal-oxide-semiconductor field-effect transistors using Ni–InGaAs alloy," in *IEDM Tech. Dig.*, Dec. 2010, pp. 596–599, doi: [10.1109/IEDM.2010.5703429](#).
- [28] S. H. Kim *et al.*, "Self-aligned metal source/drain In $_x\text{Ga}_{1-x}\text{As}$ n-metal-oxide-semiconductor field-effect transistors using Ni–InGaAs alloy," *Appl. Phys. Exp.*, vol. 4, no. 2, pp. 024201-1–024201-3, Jan. 2011, doi: [10.1143/APEX.4.024201](#).
- [29] S. K. Kim *et al.*, "Fabrication and characterization of Pt/ $\text{Al}_2\text{O}_3/\text{Y}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFETs with low interface trap density," *Appl. Phys. Lett.*, vol. 110, no. 4, p. 043501, Jan. 2017, doi: [10.1063/1.4974893](#).
- [30] R. Tsuchiya *et al.*, "Silicon on thin BOX: A new paradigm of the CMOSFET for low-power high-performance application featuring wide-range back-bias control," in *IEDM Tech. Dig.*, Dec. 2004, pp. 631–634, doi: [10.1109/IEDM.2004.1419245](#).
- [31] T. Hiramoto, T. Saito, and T. Nagumo, "Future electron devices and SOI technology—Semi-Planar SOI MOSFETs with sufficient body effect," *Jpn. J. Appl. Phys.*, vol. 42, no. 4B, pp. 1975–1978, Apr. 2003, doi: [10.1143/JJAP.42.1975](#).
- [32] M. Saitoh, K. Ota, C. Tanaka, K. Uchida, and T. Numata, "SOI tri-gate nanowire MOSFETs for ultra-low power LSI," in *Proc. IEEE SOI Conf.*, Oct. 2012, pp. 1–2, doi: [10.1109/SOI.2012.6404396](#).
- [33] K. Ikeda *et al.*, "First demonstration of threshold voltage control by sub-1V back-gate biasing for thin body and buried-oxide (TBB) Ge-on-insulator (GOI) MOSFETs for low-power operation," in *Proc. IEEE SOI Conf.*, Oct. 2012, pp. 1–2, doi: [10.1109/SOI.2012.6404354](#).
- [34] A. Ohata, Y. Bae, C. Fenouillet-Beranger, and S. Cristoloveanu, "Mobility enhancement by back-gate biasing in ultrathin SOI MOSFETs with thin BOX," *IEEE Electron Device Lett.*, vol. 33, no. 3, pp. 348–350, Mar. 2012, doi: [10.1109/LED.2011.2181816](#).
- [35] X. Yu, J. Kang, M. Takenaka, and S. Takagi, "Experimental study on carrier transport properties in extremely-thin body Ge-on-insulator (GOI) p-MOSFETs with GOI thickness down to 2 nm," in *IEDM Tech. Dig.*, Dec. 2015, pp. 20–23, doi: [10.1109/IEDM.2015.7409611](#).



Seong Kwang Kim received the B.S. and M.S. degrees in electrical engineering from Kookmin University, Seoul, South Korea, in 2015 and 2017, respectively.

He is currently a Research Intern with the Center for Opto-Electronic Materials and Devices, Korea Institute of Science and Technology, Seoul.



Jae-Phil Shim received the M.S. and Ph.D. degrees from the Gwangju Institute of Science and Technology, Gwangju, South Korea, in 2011 and 2015, respectively.

He is currently a Post-Doctoral Researcher with the Center for Spintronics, Korea Institute of Science and Technology, Seoul, South Korea.



Dae-Myeong Geum received the B.S. degree from the Department of Electronic Engineering, Inha University, Incheon, South Korea, in 2012, and the M.S. degree from the School of Information and Communications, Gwangju Institute of Science and Technology, Gwangju, South Korea, in 2014. He is currently pursuing the Ph.D. degree with the Department of Materials Science and Engineering, Seoul National University, Seoul, South Korea.



Sung-Jin Choi received the M.S. and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 2008 and 2012, respectively. He is currently an Assistant Professor with the School of Electrical Engineering, Kookmin University, Seoul, South Korea.



Jaewon Kim received the B.S. and M.S. degrees in electrical engineering from Kookmin University, Seoul, South Korea, in 2016 and 2018, respectively. He is currently with Samsung Electronics Co., Ltd., Gyeonggi-Do, South Korea.



Dae Hwan Kim (M'08–SM'12) received the B.S., M.S., and Ph.D. degrees in electrical engineering from Seoul National University, Seoul, South Korea, in 1996, 1998, and 2002, respectively. He is currently a Professor with the School of Electrical Engineering, Kookmin University, Seoul. His current research interests include nano-CMOS, oxide and organic thin-film transistors, biosensors, wearable healthcare devices, and emerging memories.



Chang Zoo Kim received the B.S. degree from the Department of Electro-Materials Science and Engineering, Kwangwoon University, Seoul, South Korea, in 1998. He was with Samsung Electro-Mechanics, Suwon, South Korea, from 1998 to 2005. He has been an Epi Process Researcher at the Korea Advanced Nano Fab Center, Suwon, since 2005.



Won Jun Choi was born in Seoul, South Korea. He received the B.S., M.S., and Ph.D. degrees in physics from Sogang University, Seoul, in 1986, 1988, and 1996, respectively. He is currently with the Center for Opto-Electronic Materials and Devices, Korea Institute of Science and Technology, Seoul.



Hyung-Jun Kim received the B.S. and M.S. degrees from Sungkyunkwan University, Seoul, South Korea, in 1995 and 1997, respectively, and the Ph.D. degree in materials science and engineering from the University of California at Los Angeles, Los Angeles, CA, USA, in 2003. Since 2005, he has been a Principal Research Scientist with the Center for Spintronics, Korea Institute of Science and Technology, Seoul.



Han-Sung Kim received the B.S. degree in new material engineering from Korea University, Seoul, South Korea, in 2014. He is currently pursuing the Ph.D. degree with the KU-KIST Graduate School of Converging Science and Technology, Seoul. His current research interests include spintronics, epitaxial growth, and CMOS devices.



Dong Myong Kim (S'86–M'88) received the B.S. (*magna cum laude*) and M.S. degrees in electronics engineering from Seoul National University, Seoul, South Korea, in 1986 and 1988, respectively, and the Ph.D. degree in electrical engineering from the University of Minnesota, Twin Cities, MN, USA, in 1993. He has been with the School of Electrical Engineering, Kookmin University, Seoul, since 1993.



Jin Dong Song received the B.S. degree from Seoul National University, Seoul, South Korea, in 1995, and the M.S. and Ph.D. degrees from the Gwangju Institute of Science and Technology, Gwangju, South Korea, 1997 and 2002, respectively. He is currently the Program Leader for the development of low-power consumption III–V on Si devices for the post-Si Era at the Korea Institute of Science and Technology, Seoul.



Sanghyeon Kim (S'10–M'14) received the B.S., M.S., and Ph.D. degrees in electronic engineering from The University of Tokyo, Tokyo, Japan, in 2009, 2011, and 2014, respectively. He joined the Korea Institute of Science and Technology (KIST), Seoul, South Korea, in 2014, where he is currently a Senior Researcher with the Center for Opto-Electronic Materials and Devices.