64

Number of Pulse

96 128

 $\overline{0}$ 32

One Transistor−Two Memristor Based on Amorphous Indium− Gallium−Zinc-Oxide for Neuromorphic Synaptic Devices

[Jun Tae Jang,](https://pubs.acs.org/action/doSearch?field1=Contrib&text1="Jun+Tae+Jang"&field2=AllField&text2=&publication=&accessType=allContent&Earliest=&ref=pdf) [Donguk Kim,](https://pubs.acs.org/action/doSearch?field1=Contrib&text1="Donguk+Kim"&field2=AllField&text2=&publication=&accessType=allContent&Earliest=&ref=pdf) [Woo Sik Choi,](https://pubs.acs.org/action/doSearch?field1=Contrib&text1="Woo+Sik+Choi"&field2=AllField&text2=&publication=&accessType=allContent&Earliest=&ref=pdf) [Sung-Jin Choi,](https://pubs.acs.org/action/doSearch?field1=Contrib&text1="Sung-Jin+Choi"&field2=AllField&text2=&publication=&accessType=allContent&Earliest=&ref=pdf) [Dong Myong Kim,](https://pubs.acs.org/action/doSearch?field1=Contrib&text1="Dong+Myong+Kim"&field2=AllField&text2=&publication=&accessType=allContent&Earliest=&ref=pdf) [Yoon Kim,](https://pubs.acs.org/action/doSearch?field1=Contrib&text1="Yoon+Kim"&field2=AllField&text2=&publication=&accessType=allContent&Earliest=&ref=pdf)[*](#page-5-0) [and Dae Hwan Kim](https://pubs.acs.org/action/doSearch?field1=Contrib&text1="Dae+Hwan+Kim"&field2=AllField&text2=&publication=&accessType=allContent&Earliest=&ref=pdf)[*](#page-5-0)

operation method for neuromorphic system applications. For the Output channel of the transistor and switching layer of the memristor, circuit amorphous InGaZnO was used. The proposed 1T2M synaptic device exhibited more linear and symmetric characteristics of conductance modulation compared with the single memristor device. In addition, the proposed array structure was robust to the

sneak path problem. To investigate the switching mechanism, a depth profile analysis of X-ray photoelectron spectroscopy was conducted for each resistance state. Finally, we confirmed an excellent pattern recognition accuracy by using an artificial neural network simulation.

KEYWORDS: amorphous InGaZnO, one transistor−two memristor synaptic device, linear/symmetric synaptic behavior, MNIST, neuromorphic

■ INTRODUCTION

Modern computing systems are based on the von Neumann architecture, where the processing and memory units are physically separated from each other. In today's era of big data, however, conventional digital computers face a fundamental bottleneck in terms of performance and power efficiency. To address the von Neumann bottleneck, several solutions have been proposed at the device, circuit, and system levels. One of the promising approaches is a neuromorphic system that emulates the functionalities of the human brain.^{[1](#page-6-0)−[7](#page-6-0)} To emulate the functionalities of biological synapses, various types of synaptic devices such as phase change,^{[8](#page-6-0)-[12](#page-6-0)} resistance change,^{[13](#page-6-0),[14](#page-6-0)} ferromagnetic,^{[15](#page-6-0),[16](#page-6-0)} ferroelectric,^{[17](#page-6-0)-[21](#page-6-0)} and field-effect transistor-based^{[19](#page-6-0)−[22](#page-6-0)} have been proposed. Among them, memristors based on resistance changes have received great attention owing to their simple two-terminal structure, low energy consumption per neuronal activity, and analogue synaptic weight (conductance) modulation. Memristors can retain their internal conductance states depending on the history of the amount of charge flowing through them. These conductance states can be employed to emulate synaptic weights by using voltage as the input signal and current as the output signal.

To implement a neuromorphic system with low-power and high-speed operation, accurate cognitive task execution, and

excellent reliability, various requirements for synaptic devices must be met. The preferred characteristics of traditional nonvolatile memories (NVMs), such as low operation energy, fast operation speed, good cycling endurance, long-term data retention, small variations (cycle-to-cycle and device-todevice), and small device size, are equally useful requirements for synaptic devices. Besides these, there are other requirements for synaptic devices. Most notably, synaptic devices require much higher multi-level precisions (>256 levels) than typical NVMs to achieve the desired learning accuracy.^{23,[24](#page-6-0)} As a result, most of the previous studies have focused on the development of analogue conductance modulation. In addition, the characteristics of conductance modulation are also important requirements. During the learning process of a neuromorphic system, the relationship between the device conductance and the number of programming pulses must be linear, and the rate at which the conductance increases (potentiation) and decreases (depression) should be sym-

Received: June 11, 2020 Accepted: August 4, 2020 Published: August 4, 2020

Figure 1. 1T2R synaptic (a) array configuration and (b) its device structure for a neuromorphic system.

metric for an accurate update of the synaptic weight. In general, however, most memristors still exhibit strongly nonlinear and asymmetric behavior on conductance modulation[.17](#page-6-0),[19](#page-6-0) Several techniques have been proposed to address this problem[.18,25](#page-6-0)[−][28](#page-6-0) To solve the nonlinearity problem, some researchers have utilized programming pulse modulation methods such as incremental pulse amplitudes or widths. However, these methods require a read-before-write (verification) operation to select the appropriating programming pulse, which consumes time and energy during the learning process of the neuromorphic system. Furthermore, it causes a significant burden on peripheral circuits. Therefore, the realization of linearity and symmetry at the device level would be a better solution. In this regard, several approaches using a combination of one transistor and two memristors $(1T2M)$ have been proposed.²⁹ However, they require one select transistor or switch for each cell, which means that one synaptic device is a 2T2M rather than a 1T2M.

The resistance switching phenomena of memristors have been observed in various oxide-based materials, such as HfOx,^{[30](#page-6-0)–[32](#page-6-0)} TiOx,^{[33](#page-6-0)–[35](#page-6-0)} AlOx,^{[36](#page-7-0),[37](#page-7-0)} TaOx,^{[38](#page-7-0),[39](#page-7-0)} and ZnO.^{[40,41](#page-7-0)} Among them, amorphous indium−gallium−zinc oxide (IGZO) films have recently been found to show resistance switching behaviors.^{42–[45](#page-7-0)} Furthermore, IGZO is one of the most mature channel materials for thin-film transistors (TFTs) owing to its high carrier mobility, high transparency, flexibility, wide range of process temperatures, and high-yield process.[46](#page-7-0)[−][50](#page-7-0) As IGZO can be used to make both transistors and memristor devices, neuromorphic systems can be manufactured without the complicated process needed to integrate neuron circuits and synaptic devices.

In this paper, we present one transistor−two memristor (1T2M) synaptic device and its array structure for the neuromorphic system. The proposed 1T2M devices were fabricated using IGZO as the channel material for the 1T and the switching material for the 2M. Compared with those of a one-memristor (1M) device, the linearity and symmetry of conductance modulation were improved. Based on the experimental data, we performed an artificial neural network simulation using the Modified National Institute of Standards and Technology (MNIST) database.

EXPERIMENTAL PROCEDURE

The IGZO-based memristor and transistor were fabricated as follows. We utilized a P⁺-doped silicon substrate for the fabrication of the

memristor and the transistor. P⁺-Si substrates acted as the bottom electrode for the memristor and the gate electrode for the transistor.

For the fabrication of the memristor device, an amorphous IGZO film with a length of 80 nm was deposited by the radio frequency (RF) magnetron sputtering (150 W) deposition method in an Ar/O2 $(3/2$ sccm) atmosphere on the P⁺-Si bottom electrode. Then, a 40 nm Pd layer was deposited onto the IGZO layer using e-beam evaporation and patterned to form the top electrode, which had an area of $100 \times 100 \ \mu m^2$.

The IGZO-based transistor ($W/L = 50 \ \mu m/50 \ \mu m$) was fabricated with the following sequence: First, a 50 nm $SiO₂$ film was formed on the P⁺-Si substrate by the thermal oxidation process. Then, a 40 nm IGZO layer was deposited by the RF sputtering method with an Ar flux of 3 sccm and O_2 flux of 0.3 sccm. Finally, a 40 nm Ti layer for the source and drain region was deposited by e-beam evaporation with the aid of a metal shadow mask.

The atomic force microscopy (AFM) images of IGZO layer are shown in the [Supporting Information,](http://pubs.acs.org/doi/suppl/10.1021/acsaelm.0c00499/suppl_file/el0c00499_si_001.pdf) Figure S1.

The electrical properties of the fabricated devices were measured using a Keithley 4200 semiconductor parameter analyzer. X-ray photoelectron spectroscopy (XPS) analysis was performed using a Thermo Scientific K-Alpha spectrometer operated at 200 eV with a Al Kα radiation source.

■ RESULTS AND DISCUSSION

Figure 1 shows the 1T2M synaptic device structure and its array architecture. The two IGZO-based memristors were placed on the gate side of the IGZO-based transistor. By monolithically integrating two memristors on top of the transistor as shown in Figure 1b, the unit cell size is the same as one transistor size (10 F^2) . Generally, memristor-based cross-point array architectures are susceptible to the sneak path problem.[51](#page-7-0)−[53](#page-7-0) In the proposed array architecture, however, input voltage signals and output current signals are applied to the transistors rather than the memristors. As a result, the device is robust to the sneak path problem. The specific operating principle of the proposed device is illustrated in [Figure 2.](#page-2-0) The memristors on the right and left are denoted by M1 and M2, respectively. During the inference mode, the constant read voltages (V_L _{READ} and V_R _{READ}) are applied at the top electrodes of the two memristors (V_{TE1} and V_{TE2}) as depicted in [Figure 2](#page-2-0)a. Currently, the two memristors serve as a voltage divider for the gate voltage (V_G) of the transistor and hence

$$
V_{\rm G} = V_{\rm TE2} + (V_{\rm TE1} - V_{\rm TE2}) \times \frac{1}{1 + G_2 / G_1}
$$
 (1)

Figure 2. Operation principle of the 1T2M synaptic device: (a) inference operation method and learning operation methods for (b) potentiation and (c) depression.

where G_1 and G_2 are the conductance values of M_1 and M_2 , respectively.

When the input voltage signal is applied at the drain node (V_D) , the output current signal (I_D) is controlled by the gate voltage

$$
I_{\rm D} = \mu_{\rm eff} C_{\rm ox} \frac{W}{L} \times (V_{\rm G} - V_{\rm T}) \times V_{\rm D}
$$
 (2)

where μ_{eff} is the effective mobility of the transistor, C_{ox} is the gate oxide capacitance, W is the effective channel width, L is the effective channel length, and V_T is the threshold voltage. We assume that the transistor operates in the linear region. Finally, the conductance (G) of the proposed 1T2M synaptic device can be obtained as follows

$$
G = \mu_{\text{eff}} C_{\text{ox}} \frac{W}{L} \left[\left(V_{\text{TE2}} + (V_{\text{TE1}} - V_{\text{TE2}}) \times \frac{1}{1 + G_2 / G_1} \right) - V_{\text{T}} \right]
$$
\n(3)

Note that the conductance of the 1T2M synaptic device is determined by the conductance ratio (G_2/G_1) of the two memristors.

During the learning mode, a constant dc bias (V_{DC}) is applied to the top electrodes of M1 (TE1) and M2 (TE2), and the identical potentiation pulses (V_p) or depression pulses (V_d) are additionally applied to TE1 as shown in Figure 2b,c. At this time, the common bottom electrode voltage of M_1 and M_2 has an intermediate value between V_{TE1} and V_{TE2} , which are determined by [eq 1.](#page-1-0) When the potentiation pulses (V_p) are applied at V_{TE1} , G_1 increases by the set operation of M_1 and G_2 decreases by the reset operation of $M₂$. Consequently, the conductance of the 1T2M synaptic device (G) increases. On the other hand, when the depression pulses (V_d) are applied at V_{TE2} , G_1 decreases by the set operation of M_1 and G_2 increases by the reset operation of $M₂$. Subsequently, G decreases. Note that both SET and RESET operations are used for potentiation or depression in the 2M devices. This is the basic principle of improving linearity and symmetry of the potentiation and depression. The details will be discussed later based on the results of the pulse response.

The memory characteristics of the individual memristor are shown in Figure 3. Initially, the forming process was carried out with a negative bias (−10 V) as shown in Figure 3a. Interestingly, after the forming process, the memristor was shown to be in the high-resistance state (HRS) and not the low-resistance state (LRS). After the forming process, the typical bipolar resistive switching is observed as illustrated in Figure 3b. The SET process occurs at a positive bias, while the RESET process occurs at the negative bias. During the measurement, the conduction current was limited by a compliance current of 1 mA to protect the device from a permanent breakdown.

By controlling the SET pulse, multi-level operation can be obtained as can be seen in Figure 3c. When we measured the conductance of the memristor with 0.5 V read pulses for 500 s, each conductance state is maintained without severe drift.

To analyze the resistive switching mechanism, an XPS analysis was carried. [Figure 4](#page-3-0)a−c shows the O 1s XPS peaks at the near TE region, the middle region, and BE region, respectively. The O 1s peak can be categorized as having a metal−oxygen (M−O) bond of 530.2 eV, oxygen vacancy (V_0) of 531 eV, metal−hydroxide (M−OH) bond of 532 eV, and silicon-oxide (Si-O) bond of 533.4 eV.^{[54](#page-7-0),[55](#page-7-0)} [Figure 4](#page-3-0)d-f illustrates the depth profile of the O 1s core level spectra when the device is in the as-fabricated (pristine) state, HRS (after forming or reset process), and LRS (after set process), respectively. The original O 1s spectra data along with the depth are shown in the [Supporting Information](http://pubs.acs.org/doi/suppl/10.1021/acsaelm.0c00499/suppl_file/el0c00499_si_001.pdf), Figure S2. The XPS data reveal that the main switching operation of the memristor samples occurs near the Si bottom electrode. It is known that the native oxide at the Si bottom electrode of the pristine device is unstable owing to the ion bombardment effect by Ar plasma during the IGZO sputtering fabrication step.[56](#page-7-0) As can be seen in [Figure 4](#page-3-0)d, the Si−O peak at the bottom electrode is relatively high. This finding suggests that the bottom silicon oxide has a large Si dangling bond and that it is an insulating film. During the forming process, the oxygen ion (O^{2-}) migrates to the bottom electrode and forms a Si–O

Figure 3. (a) Forming process of the fabricated memristor devices. (b) Bipolar resistive switching characteristics of the memristors. (c) Roomtemperature state retention and read disturb of the memristor device.

Figure 4. XPS profile of the O 1s core level: (a) XPS peaks near the TE region; (b) XPS peaks in the middle region; (c) XPS peaks near the BE region; (d) depth profile of the sample in the pristine state; (e) depth profile of the sample in HRS (after forming or reset process); (f) depth profile of the sample in LRS (after set process); and (g) schematic illustration of the switching mechanism in the Pd/IGZO/P⁺-Si device.

bond (passivate the Si dangling bonds) at the Si interface. Subsequently, more stable silicon oxide is formed at the bottom electrode, and the device is in the HRS rather than an LRS after the forming process, as depicted in Figure 4e. Similarly, after the reset switching process, where a negative bias was applied to the top electrode, the device entered the HRS by the same mechanism as the forming process. On the other hand, during the set switching process, the oxygen ion migrates from the bottom electrode to the IGZO layer. Consequently, the number of Si−O bonds in the bottom region decrease. Conversely, the number of oxygen vacancies (V_0) increases at the bottom electrode and the IGZO layer, as depicted in Figure 4f. The Si dangling bond (also a kind of oxygen vacancy) at the bottom electrode and the oxygen vacancy in the IGZO layer form a conductive path, causing the device to enter the LRS. A schematic illustration of this switching process is depicted in Figure 4g.

The transfer characteristics and the output characteristics of the fabricated IGZO-based transistor are shown in Figure 5a,b, respectively. The fabricated transistor exhibits very little hysteresis in drain current versus gate voltage (Figure S3 in the [Supporting Information](http://pubs.acs.org/doi/suppl/10.1021/acsaelm.0c00499/suppl_file/el0c00499_si_001.pdf)).

Note that the transistor is operated in the linear region $(V_D:$ 0−5 V) for the synaptic application. The mobility and the subgap density-of-states of the transistor were also extracted (Figure S5 in the [Supporting Information\)](http://pubs.acs.org/doi/suppl/10.1021/acsaelm.0c00499/suppl_file/el0c00499_si_001.pdf).

Figure 5. (a) Transfer characteristic $(I_D - V_G)$ of the fabricated IGZObased transistor. (b) Output characteristic (I_D-V_D) of the fabricated IGZO-based transistor.

For synaptic device applications, a gradual set and reset switching operation is essential. We evaluated the conductance modulation characteristics of the 1M device using a consecutive identical pulse scheme with positive amplitudes (V_p) for potentiation and negative amplitudes (V_d) for depression. Figure 6a−c shows the measured potentiation

Figure 6. Potentiation and depression process of the 1M device under identical pulses with (a) three pulse amplitudes, (b) three pulse widths, and (c) different maximum number of pulses. Potentiation and depression process of the 1T2M device under identical pulses with (d) three pulse amplitudes, (e) three pulse widths, and (f) different the maximum number of pulses.

and depression curves of the 1M device. A read voltage of 0.5 V was used to measure the cell conductance. Figure 6a,b shows the conductance modulation with pulse amplitudes of $V_p/V_d =$ 2/−2, 3/−3, and 4/−4 V, and with pulse widths of $t_p = t_d = 50$, 100, and 200 μ s. Figure 6c shows the conductance modulation characteristics along with the maximum number of applied pulses ($N_{\rm p}$ and $N_{\rm d}$). The conductance change of the 1M device is not linearly proportional to the applied pulse number. The first few set or reset pulses causes a significant change, and the conductance change gradually saturates. During the reset operation, no further gradual conductance modulation was observed after the abrupt change with only the first pulse. This nonlinearity in the set and reset operation is similar to those

ACS Applied Electronic Materials **Access 2018** Article [pubs.acs.org/acsaelm](pubs.acs.org/acsaelm?ref=pdf) Article

reported in other memristor-based synaptic devices. $57-59$ $57-59$ The switching mechanism of the Pd/IGZO/P⁺-Si device is determined by oxygen ion migration as discussed earlier. At the first set pulse, oxygen ions are propelled rapidly from the bottom electrode toward the IGZO bulk and the top electrode by the applied electric field. At this time, the oxygen vacancy generated in the silicon oxide layer and the IGZO layer act as a conducting path, thus increasing the device conductance. When the oxygen ions accumulate in the top region of the IGZO layer, an internal electric field having an opposite direction to the applied electric field is generated, suppressing further oxygen migration toward the top interface. Therefore, the conductance change gradually decreases as the identical pulses are applied. On the other hand, the direction of the electric field generated by the applied negative voltage during the first reset pulse operation coincides with the direction of the internal electric field because of the space-charge effect of oxygen ion distribution. Therefore, one reset pulse causes the movement of more oxygen ions than the set pulse, indicating an abrupt reset modulation.

The conductance modulation characteristics of the 1T2M synaptic device are shown in [Figure 6d](#page-3-0)−f. To modulate the conductance of the 1T2M device, identical potentiation or depression voltage pulses (V_p or V_d) were applied to the TE1 when a common dc bias of $\hat{5.0}$ V was applied to the TE1 and TE2. All of the conductance values were extracted by using a drain voltage of 0.5 V. [Figure 6d](#page-3-0),e shows the conductance modulation with pulse amplitudes of $V_p/V_d = 1/-1$, 1.5/ -1.5 , and 2/−2 V, and with pulse widths of $t_p = t_d = 20$, 50, and 100 μ s. [Figure 6](#page-3-0)f shows the conductance modulation characteristics and the maximum number of applied pulses with a pulse amplitude of $V_p/V_d = 1.5/-1.5$ V and pulse width of $t_p = t_d$ = 50 μ s. Compared with the 1M device, the 1T2M device exhibited improved linearity and symmetry of conductance changes. In particular, the initial abrupt conductance change in the reset process was effectively minimized. This improvement can be explained by [eq 3](#page-2-0). As explained earlier, both the SET and RESET operations are used for potentiation or depression in the 2M devices (potentiation: M1 set and M2 reset; depression: M1 reset and M2 set). The total conductance of the 1T2M device (G) is determined by the conductance ratio (G_2/G_1) of the two memristors. When depression pulses are applied during the depression operation, a reset operation and a set operation occurs in the M1 and M2 devices, respectively. Currently, even if the conductance of the M1 device (G_1) changes abruptly and becomes saturated, the conductance of the M2 device (G_2) gradually changes owing to the continuous set operation. Therefore, the entire conductance G can be gradually modulated without being saturated.

To quantitatively analyze the linearity and symmetry of the synaptic devices, we adopted the nonlinearity behavior model in the result of a previous work. 60 The conductance change with the number of pulses is given by the following equations

$$
G_{\rm P} = B \times \left[1 - \exp\left(-\frac{N}{A_{\rm P}} \right) \right] + G_{\rm min} \tag{4}
$$

$$
G_{\rm D} = -B \times \left[1 - \exp\left(-\frac{N - N_{\rm max}}{A_{\rm D}} \right) \right] + G_{\rm max} \tag{5}
$$

$$
ubs. \mathsf{acs}.\mathsf{org}/\mathsf{acs}.\mathsf{aelm}
$$

$$
B = \frac{G_{\text{max}} - G_{\text{min}}}{1 - \exp\left(-\frac{N_{\text{max}}}{A_{\text{p}}}\right)}\tag{6}
$$

where G_{max} and G_{min} are the maximum conductance and minimum conductance, respectively, N_{max} represents the maximum pulse number needed to modulate the conductance between G_{min} and G_{max} , and B is simply a fitting parameter. The parameters $A_{\rm p}$ and $A_{\rm D}$ are the nonlinearity parameters of the potentiation and depression, respectively. A smaller absolute value of A_p or A_D indicates that the potentiation or depression characteristics are linear. In addition, as the absolute values of A_{P} and A_{D} are similar, the conductance modulation is symmetric. The characteristics of the 1M device and 1T2M device are summarized in Table 1.

Table 1. Comparison of the 1M and 1T2M Devices

Compared with the 1M device, 1T2M device exhibits improved linearity and symmetry. In addition, the 1T2M device has a larger total conductance window $(G_{max}-G_{min})$, which is another important advantage of the 1T2M device. This is because the inherent current amplification of the transistor, that is, the resistance ratio of the two memristors connected to the gate, is amplified by the transconductance (g_m) of the transistor to generate a drain output current. As the total conductance window increases, the margin between the conductance levels increases. Consequently, stable multi-level implementation is possible even with various unwanted variations.

The characteristics of memristor-based synaptic device structures are summarized in [Table 2](#page-5-0). 1T2M device can alleviate the sneak-path problem through a combination with the access transistor (1T). In addition, it has the same unit cell size as the 1T1M device by three-dimensional monolithically integration of memristors on top of a transistor. Linear conductance modulation can be obtained with the identical programming pulse scheme instead of programming pulse modulation schemes such as incremental amplitude or width, thereby eliminating additional read-before-write operations. 1T2M device-based array architecture requires additional metal lines and peripheral decoder circuitry. However, in general, this area is relatively small compared to the main array area. Therefore, the proposed 1T2M device configuration is a promising candidate for the memristor-based neuromorphic system.

To investigate the impact of nonlinearity and asymmetry of conductance modulation, on-chip learning simulation of pattern recognition was conducted using an MNIST handwritten data set. It is worth noting that the nonlinearity and asymmetry do not affect off-chip learning applications because the conductance of a synaptic device can be adjusted to a target level through an iterative program-verify scheme. $61,62$ Conversely, in the case of on-chip learning, the program (potentiation or depression) pulses are applied to each

Table 2. Comparison of the 1M, 1T1M, and 1T2M Device configuration

synaptic device without the verification step. At this time, the number of pulses to be applied is determined by the output current of the corresponding neuron circuit at the end of each column of the synapse array. As depicted in Figure 7a, we used

Figure 7. Comparison between 1M and 1T2M devices: (a) when the two devices have a similar conductance window $(G_{\rm max}-G_{\rm min})$ and (b) when the two devices were operated under the same pulse conditions.

a 784×10 single-layer neural network instead of a multilayer neural network, as a universal method to implement the onchip backpropagation algorithm in the hardware system has not been established. This single-layer can be implemented by using our designed synapse array, as shown in [Figure 1](#page-1-0)a. To represent both positive and negative synaptic weight values, the two synaptic devices were grouped as one synapse unit. For the four test samples, as shown in [Table 1](#page-4-0), the recognition accuracy as a function of training samples was investigated (Figure S6 in the [Supporting Information\)](http://pubs.acs.org/doi/suppl/10.1021/acsaelm.0c00499/suppl_file/el0c00499_si_001.pdf). Figure 7b shows the recognition accuracy results of the four test samples. While the 1M synaptic device has a poor accuracy of approximately 10% owing to its abrupt reset characteristics, the 2M1T synaptic device exhibits a greatly improved accuracy of approximately 90%.

■ CONCLUSIONS

In this study, we demonstrated a 1T2M synaptic device, its array structure, and its operation method for neuromorphic system applications. Amorphous IGZO was used for the switching layer of the memristor and as the channel material of the transistor. By using an XPS depth profile at each state, we investigated the switching mechanism of a Pd/IGZO/Si memristor. We observed that the proposed 1T2M synaptic device could improve the linearity and symmetry of conductance modulation. Furthermore, it could exhibit a wider total conductance window owing to the inherent current amplification of the transistor. Finally, we demonstrated that the 1T2M device can obtain better accuracy in pattern recognition applications. The proposed 1T2M device and its array structure will be a promising solution for the neuromorphic system. In particular, the IGZO-based 1T2M synaptic device could enable more functional system applications such as wearable electronics and large-area electronics.

■ ASSOCIATED CONTENT

³ Supporting Information

The Supporting Information is available free of charge at [https://pubs.acs.org/doi/10.1021/acsaelm.0c00499.](https://pubs.acs.org/doi/10.1021/acsaelm.0c00499?goto=supporting-info)

AFM (Atomic Force Microscopy) images of IGZO films; XPS peaks along with the depth of IGZO memristor; hysteresis, effective mobility, and subgap density-of-states of IGZO transistor; room-temperature state retention and read disturb of the IGZO memristors and transistors; and classification accuracy as a function of the number of trained samples [\(PDF](http://pubs.acs.org/doi/suppl/10.1021/acsaelm.0c00499/suppl_file/el0c00499_si_001.pdf))

■ AUTHOR INFORMATION

Corresponding Authors

- Yoon Kim [−] School of Electrical and Computer Engineering, University of Seoul, Seoul 02504, South Korea; Email: yoonkim82@uos.ac.kr
- Dae Hwan Kim − School of Electrical Engineering, Kookmin University, Seoul 02707, South Korea; Orcid.org/0000-[0003-2567-4012;](http://orcid.org/0000-0003-2567-4012) Email: drlife@kookmin.ac.kr

Authors

- Jun Tae Jang [−] School of Electrical Engineering, Kookmin University, Seoul 02707, South Korea
- Donguk Kim [−] School of Electrical Engineering, Kookmin University, Seoul 02707, South Korea
- Woo Sik Choi − School of Electrical Engineering, Kookmin University, Seoul 02707, South Korea
- Sung-Jin Choi [−] School of Electrical Engineering, Kookmin University, Seoul 02707, South Korea; Orcid.org/0000-[0003-1301-2847](http://orcid.org/0000-0003-1301-2847)
- Dong Myong Kim [−] School of Electrical Engineering, Kookmin University, Seoul 02707, South Korea

Complete contact information is available at: [https://pubs.acs.org/10.1021/acsaelm.0c00499](https://pubs.acs.org/doi/10.1021/acsaelm.0c00499?ref=pdf)

Author Contributions

D.H.K. conceived and designed the experiments. Y.K. analyzed the results and designed additional experiments. J.T.J conducted the device fabrication process, performed the electrical experiments, and wrote the manuscript. D.K. and W.S.C. conducted the device fabrication process and performed the electrical experiments. All the authors have given approval to the final version of the manuscript.

Notes

The authors declare no competing financial interest.

■ ACKNOWLEDGMENTS

This work was supported by the NRF funded in part by the Korean government under grant 2016R1A5A1012966, 2016M3A7B4909668, 2020R1A2B5B01001979, and 2020R1C1C1009006.

ACS Applied Electronic Materials and the [pubs.acs.org/acsaelm](pubs.acs.org/acsaelm?ref=pdf) Article and Article

■ REFERENCES

(1) Jeong, D. S.; Kim, K. M.; Kim, S.; Choi, B. J.; Hwang, C. S. [Memristors for Energy-Efficient New Computing Paradigms.](https://dx.doi.org/10.1002/aelm.201600090) Adv. Electron. Mater. 2016, 2, 1600090.

(2) Jo, S. H.; Chang, T.; Ebong, I.; Bhadviya, B. B.; Mazumder, P.; Lu, W[. Nanoscale Memristor Device as Synapse in Neuromorphic](https://dx.doi.org/10.1021/nl904092h) [Systems.](https://dx.doi.org/10.1021/nl904092h) Nano Lett. 2010, 10, 1297−1301.

(3) Upadhyay, N. K.; Jiang, H.; Wang, Z.; Asapu, S.; Xia, Q.; Joshua Yang, J. [Emerging Memory Devices for Neuromorphic Computing.](https://dx.doi.org/10.1002/admt.201800589) Adv. Mater. Technol. 2019, 4, 1800589.

(4) Van de Burgt, Y.; Lubberman, E.; Fuller, E. J.; Keene, S. T.; Faria, G. C.; Agarwal, S.; Marinella, M. J.; Alec Talin, A.; Salleo, A[. A](https://dx.doi.org/10.1038/nmat4856) [non-volatile organic electrochemical device as a low-voltage artificial](https://dx.doi.org/10.1038/nmat4856) [synapse for neuromorphic computing.](https://dx.doi.org/10.1038/nmat4856) Nat. Mater. 2017, 16, 414-418.

(5) Milano, G.; Luebben, M.; Ma, Z.; Dunin-Borkowski, R.; Boarino, L.; Pirri, C. F.; Waser, R.; Ricciardi, C.; Valov, I[. Self-limited single](https://dx.doi.org/10.1038/s41467-018-07330-7) [nanowire systems combining all-in-one memristive and neuromorphic](https://dx.doi.org/10.1038/s41467-018-07330-7) [functionalities.](https://dx.doi.org/10.1038/s41467-018-07330-7) Nat. Commun. 2018, 9, 5151.

(6) Wang, Z.; Joshi, S.; Savel'ev, S. E.; Jiang, H.; Midya, R.; Lin, P.; Hu, M.; Ge, N.; Strachan, J. P.; Li, Z.; Wu, Q.; Barnell, M.; Li, G.-L.; Xin, H. L.; Williams, R. S.; Xia, Q.; Yang, J. J[. Memristors with](https://dx.doi.org/10.1038/nmat4756) [diffusive dynamics as synaptic emulators for neuromorphic comput](https://dx.doi.org/10.1038/nmat4756)[ing.](https://dx.doi.org/10.1038/nmat4756) Nat. Mater. 2017, 16, 101−108.

(7) Suri, M.; Querlioz, D.; Bichler, O.; Palma, G.; Vianello, E.; Vuillaume, D.; Gamrat, C.; Desalvo, B[. Bio-Inspired Stochastic](https://dx.doi.org/10.1109/ted.2013.2263000) [Computing Using Binary CBRAM Synapses.](https://dx.doi.org/10.1109/ted.2013.2263000) IEEE Trans. Electron Devices 2013, 60, 2402−2409.

(8) Lee, T. H.; Loke, D.; Huang, K.-J.; Wang, W.-J.; Elliott, S. R. [Tailoring Transient-Amorphous States: Towards Fast and Power-](https://dx.doi.org/10.1002/adma.201402696)[Efficient Phase-Change Memory and Neuromorphic Computing.](https://dx.doi.org/10.1002/adma.201402696) Adv. Mater. 2014, 26, 7493−7498.

(9) Kim, S.; Ishii, M.; Lewis, S.; Perri, T.; BrightSky, M.; Kim, W.; Jordan, R.; Burr, G. W.; Sosa, N.; Ray, A.; Han, J.-P.; Miller, C.; Hosokawa, K.; Lam, C. NVM Neuromorphic Core with 64k-cell (256-by-256) Phase Change Memory Synaptic Array with On-Chip Neuron Circuits for Continuous In-Situ Learning. 2015 International Electron Devices Meeting; IEEE: Piscataway, NJ, 2015; pp 17.1.1− 17.1.4.

(10) Kuzum, D.; Jeyasingh, R. G. D.; Lee, B.; Wong, H.-S. P. [Nanoelectronic Programmable Synapses Based on Phase Change](https://dx.doi.org/10.1021/nl201040y) [Materials for Brain-Inspired Computing.](https://dx.doi.org/10.1021/nl201040y) Nano Lett. 2012, 12, 2179− 2186.

(11) Bichler, O.; Suri, M.; Querlioz, D.; Vuillaume, D.; DeSalvo, B.; Gamrat, C. [Visual Pattern Extraction Using Energy-Efficient](https://dx.doi.org/10.1109/ted.2012.2197951) "2-PCM Synapse" [Neuromorphic Architecture.](https://dx.doi.org/10.1109/ted.2012.2197951) IEEE Trans. Electron Devices 2012, 59, 2206−2214.

(12) Burr, G. W.; Shelby, R. M.; Sidler, S.; di Nolfo, C.; Jang, J.; Boybat, I.; Shenoy, R. S.; Narayanan, P.; Virwani, K.; Giacometti, E. U.; Kurdi, B. N.; Hwang, H. [Experimental Demonstration and](https://dx.doi.org/10.1109/ted.2015.2439635) [Tolerancing of a Large-Scale Neural Network \(165 000 Synapses\)](https://dx.doi.org/10.1109/ted.2015.2439635) [Using Phase-Change Memory as the Synaptic Weight Element.](https://dx.doi.org/10.1109/ted.2015.2439635) IEEE Trans. Electron Devices 2015, 62, 3498−3507.

(13) Yu, S.; Gao, B.; Fang, Z.; Yu, H.; Kang, J.; Wong, H.-S. P. [A](https://dx.doi.org/10.1002/adma.201203680) [Low Energy Oxide-Based Electronic Synaptic Device for Neuro](https://dx.doi.org/10.1002/adma.201203680)[morphic Visual Systems with Tolerance to Device Variation.](https://dx.doi.org/10.1002/adma.201203680) Adv. Mater. 2013, 25, 1774−1779.

(14) Yu, S.; Wu, Y.; Jeyasingh, R.; Kuzum, D.; Wong, H.-S. P[. An](https://dx.doi.org/10.1109/ted.2011.2147791) [Electronic Synapse Device Based on Metal Oxide Resistive Switching](https://dx.doi.org/10.1109/ted.2011.2147791) [Memory for Neuromorphic Computation.](https://dx.doi.org/10.1109/ted.2011.2147791) IEEE Trans. Electron Devices 2011, 58, 2729−2737.

(15) Cao, Y.; Rushforth, A.; Sheng, Y.; Zheng, H.; Wang, K. [Tuning](https://dx.doi.org/10.1002/adfm.201808104) [a Binary Ferromagnet into a Multistate Synapse with Spin](https://dx.doi.org/10.1002/adfm.201808104)−Orbit-[Torque-Induced Plasticity.](https://dx.doi.org/10.1002/adfm.201808104) Adv. Funct. Mater. 2019, 29, 1808104.

(16) Fukami, S.; Zhang, C.; DuttaGupta, S.; Kurenkov, A.; Ohno, H. Magnetization switching by spin−[orbit torque in an antiferromagnet](https://dx.doi.org/10.1038/nmat4566)− [ferromagnet bilayer system.](https://dx.doi.org/10.1038/nmat4566) Nat. Mater. 2016, 15, 535−541.

(17) Majumdar, S.; Tan, H.; Qin, Q. H.; van Dijken, S. [Energy-](https://dx.doi.org/10.1002/aelm.201800795)[Efficient Organic Ferroelectric Tunnel Junction Memristors for](https://dx.doi.org/10.1002/aelm.201800795) [Neuromorphic Computing.](https://dx.doi.org/10.1002/aelm.201800795) Adv. Electron. Mater. 2019, 5, 1800795.

(18) Oh, S.; Kim, T.; Kwak, M.; Song, J.; Woo, J.; Jeon, S.; Yoo, I. K.; Hwang, H. [HfZrOx -Based Ferroelectric Synapse Device With 32](https://dx.doi.org/10.1109/led.2017.2698083) [Levels of Conductance States for Neuromorphic Applications.](https://dx.doi.org/10.1109/led.2017.2698083) IEEE Electron Device Lett. 2017, 38, 732−735.

(19) Keene, S. T.; Melianas, A.; van de Burgt, Y.; Salleo, A. [Mechanisms for Enhanced State Retention and Stability in Redox-](https://dx.doi.org/10.1002/aelm.201800686)[Gated Organic Neuromorphic Devices.](https://dx.doi.org/10.1002/aelm.201800686) Adv. Electrode Mater. 2019, 5, 1800686.

(20) Kim, M.-K.; Lee, J.-S. [Ferroelectric Analog Synaptic](https://dx.doi.org/10.1021/acs.nanolett.9b00180) [Transistors.](https://dx.doi.org/10.1021/acs.nanolett.9b00180) Nano Lett. 2019, 19, 2044−2050.

(21) Mulaosmanovic, H.; Ocker, J.; Müller, S.; Noack, M.; Müller, J.; Polakowski, P.; Mikolajick, T.; Slesazeck, S. Novel Ferroelectric FET Based Synapse for Neuromorphic Systems. In IEEE Symposium on VLSIT; IEEE, 2017; pp T176−T177.

(22) Sarkar, D.; Tao, J.; Wang, W.; Lin, Q.; Yeung, M.; Ren, C.; Kapadia, R[. Mimicking Biological Synaptic Functionality with an](https://dx.doi.org/10.1021/acsnano.7b08272) [Indium Phosphide Synaptic Device on Silicon for Scalable Neuro](https://dx.doi.org/10.1021/acsnano.7b08272)[morphic Computing.](https://dx.doi.org/10.1021/acsnano.7b08272) ACS Nano 2018, 12, 1656−1663.

(23) Wan, Q.; Sharbati, M. T.; Erickson, J. R.; Du, Y.; Xiong, F. [Emerging Artificial Synaptic Devices for Neuromorphic Computing.](https://dx.doi.org/10.1002/admt.201900037) Adv. Mater. Technol. 2019, 4, 1900037.

(24) Peng, X.; Huang, S.; Jiang, H.; Lu, A.; Yu, S. DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for Compute-in-Memory Accelerators for On-chip Training. 2020, arXiv:2003.06471. arXiv.org e-Print archive. <https://arxiv.org/abs/2003.06471>.

(25) Jeong, Y.; Kim, S.; Lu, W. D. [Utilizing multiple state variables](https://dx.doi.org/10.1063/1.4934818) [to improve the dynamic range of analog switching in a memristor.](https://dx.doi.org/10.1063/1.4934818) Appl. Phys. Lett. 2015, 107, 173105.

(26) Woo, J.; Moon, K.; Song, J.; Lee, S.; Kwak, M.; Park, J.; Hwang, H[. Improved Synaptic Behavior Under Identical Pulses Using AlOx/](https://dx.doi.org/10.1109/led.2016.2582859) [HfO2 Bilayer RRAM Array for Neuromorphic Systems.](https://dx.doi.org/10.1109/led.2016.2582859) IEEE Electron Device Lett. 2016, 37, 904−907.

(27) Park, J.; Lee, C.; Kwak, M.; Chekol, S. A.; Lim, S.; Kim, M.; Woo, J.; Hwang, H.; Lee, D. [Microstructural engineering in interface](https://dx.doi.org/10.1088/1361-6528/ab180f)[type synapse device for enhancing linear and symmetric conductance](https://dx.doi.org/10.1088/1361-6528/ab180f) [changes.](https://dx.doi.org/10.1088/1361-6528/ab180f) Nanotechnology 2019, 30, 305202.

(28) Woo, J.; Moon, K.; Song, J.; Kwak, M.; Park, J.; Hwang, H. [Optimized Programming Scheme Enabling Linear Potentiation in](https://dx.doi.org/10.1109/ted.2016.2615648) [Filamentary HfO2 RRAM Synapse for Neuromorphic Systems.](https://dx.doi.org/10.1109/ted.2016.2615648) IEEE Trans. Electron Devices 2016, 63, 5064−5067.

(29) Lim, S.; Kwak, M.; Hwang, H. [One transistor-two resistive](https://dx.doi.org/10.1088/1361-6528/ab32a7) [RAM device for realizing bidirectional and analog neuromorphic](https://dx.doi.org/10.1088/1361-6528/ab32a7) [synapse devices.](https://dx.doi.org/10.1088/1361-6528/ab32a7) Nanotechnology 2019, 30, 455201.

(30) Syu, Y.-E.; Chang, T.-C.; Lou, J.-H.; Tsai, T.-M.; Chang, K.-C.; Tsai, M.-J.; Wang, Y.-L.; Liu, M.; Sze, S. M[. Atomic-level quantized](https://dx.doi.org/10.1063/1.4802821) [reaction of HfOx memristor.](https://dx.doi.org/10.1063/1.4802821) Appl. Phys. Lett. 2013, 102, 172903.

(31) Kumar, S.; Wang, Z.; Huang, X.; Kumari, N.; Davila, N.; Strachan, J. P.; Vine, D.; Kilcoyne, A. L. D.; Nishi, Y.; Williams, R. S. [Oxygen migration during resistance switching and failure of hafnium](https://dx.doi.org/10.1063/1.4974535) [oxide memristors.](https://dx.doi.org/10.1063/1.4974535) Appl. Phys. Lett. 2017, 110, 103503.

(32) Li, Z.; Tian, B.; Xue, K.-H.; Wang, B.; Xu, M.; Lu, H.; Sun, H.; Miao, X[. Coexistence of Digital and Analog Resistive Switching With](https://dx.doi.org/10.1109/led.2019.2917935) [Low Operation Voltage in Oxygen-Gradient HfOx Memristors.](https://dx.doi.org/10.1109/led.2019.2917935) IEEE Electron Device Lett. 2019, 40, 1068−1071.

(33) Srivastava, S.; Thomas, J. P.; Heinig, N. F.; Leung, K. T[. High-](https://dx.doi.org/10.1021/acsami.7b07971)[Performance Single-Active-Layer Memristor Based on an Ultra](https://dx.doi.org/10.1021/acsami.7b07971)[nanocrystalline Oxygen-Deficient TiOx Film.](https://dx.doi.org/10.1021/acsami.7b07971) ACS Appl. Mater. Interfaces 2017, 9, 36989−36996.

(34) Bae, Y. C.; Lee, A. R.; Lee, J. B.; Koo, J. H.; Kwon, K. C.; Park, J. G.; Im, H. S.; Hong, J. P. [Oxygen Ion Drift-Induced](https://dx.doi.org/10.1002/adfm.201102362) [Complementary Resistive Switching in Homo TiOx/TiOy/TiOxand](https://dx.doi.org/10.1002/adfm.201102362) [Hetero TiOx/TiON/TiOxTriple Multilayer Frameworks.](https://dx.doi.org/10.1002/adfm.201102362) Adv. Funct. Mater. 2012, 22, 709−716.

(35) Woo, J.; Lee, D.; Choi, G.; Cha, E.; Kim, S.; Lee, W.; Park, S.; Hwang, H. [Selector-less RRAM with non-linearity of device for cross](https://dx.doi.org/10.1016/j.mee.2013.03.130)[point array applications.](https://dx.doi.org/10.1016/j.mee.2013.03.130) Microelectron. Eng. 2013, 109, 360−363.

ACS Applied Electronic Materials and the [pubs.acs.org/acsaelm](pubs.acs.org/acsaelm?ref=pdf) Article and Article

(36) Huang, X. D.; Li, Y.; Li, H. Y.; Lu, Y. F.; Xue, K. H.; Miao, X. S. [Enhancement of DC/AC resistive switching performance in AlOx](https://dx.doi.org/10.1063/5.0006850) [memristor by two-technique bilayer approach.](https://dx.doi.org/10.1063/5.0006850) Appl. Phys. Lett. 2020, 116, 173504.

(37) Huang, X.-D.; Li, Y.; Li, H.-Y.; Xue, K.-H.; Wang, X.; Miao, X.- S. [Forming-Free, Fast, Uniform, and High Endurance Resistive](https://dx.doi.org/10.1109/led.2020.2977397) [Switching From Cryogenic to High Temperatures in W/AlOx/](https://dx.doi.org/10.1109/led.2020.2977397) [Al2O3/Pt Bilayer Memristor.](https://dx.doi.org/10.1109/led.2020.2977397) IEEE Electron Device Lett. 2020, 41, 549−552.

(38) Kim, K. M.; Lee, S. R.; Kim, S.; Chang, M.; Hwang, C. S. [Self-](https://dx.doi.org/10.1002/adfm.201403621)[Limited Switching in Ta2O5/TaOxMemristors Exhibiting Uniform](https://dx.doi.org/10.1002/adfm.201403621) [Multilevel Changes in Resistance.](https://dx.doi.org/10.1002/adfm.201403621) Adv. Funct. Mater. 2015, 25, 1527− 1534.

(39) Lian, X.; Wang, M.; Rao, M.; Yan, P.; Yang, J. J.; Miao, F. [Characteristics and transport mechanisms of triple switching regimes](https://dx.doi.org/10.1063/1.4982593) [of TaOx memristor.](https://dx.doi.org/10.1063/1.4982593) Appl. Phys. Lett. 2017, 110, 173504.

(40) Sun, Y.; Yan, X.; Zheng, X.; Liu, Y.; Zhao, Y.; Shen, Y.; Liao, Q.; Zhang, Y[. High On-Off Ratio Improvement of ZnO-Based](https://dx.doi.org/10.1021/acsami.5b01080) [Forming-Free Memristor by Surface Hydrogen Annealing.](https://dx.doi.org/10.1021/acsami.5b01080) ACS Appl. Mater. Interfaces 2015, 7, 7382−7388.

(41) Kumar, A.; Das, M.; Garg, V.; Sengar, B. S.; Htay, M. T.; Kumar, S.; Kranti, A.; Mukherjee, S. [Forming-free high-endurance Al/](https://dx.doi.org/10.1063/1.4989802) [ZnO/Al memristor fabricated by dual ion beam sputtering.](https://dx.doi.org/10.1063/1.4989802) Appl. Phys. Lett. 2017, 110, 253509.

(42) Hu, W.; Zou, L.; Chen, X.; Qin, N.; Li, S.; Bao, D[. Highly](https://dx.doi.org/10.1021/am500048y) [Uniform Resistive Switching Properties of Amorphous InGaZnO](https://dx.doi.org/10.1021/am500048y) [Thin Films Prepared by a Low Temperature Photochemical Solution](https://dx.doi.org/10.1021/am500048y) [Deposition Method.](https://dx.doi.org/10.1021/am500048y) ACS Appl. Mater. Interfaces 2014, 6, 5012−5017.

(43) Wang, Z. Q.; Xu, H. Y.; Li, X. H.; Yu, H.; Liu, Y. C.; Zhu, X. J. [Synaptic Learning and Memory Functions Achieved Using Oxygen](https://dx.doi.org/10.1002/adfm.201103148) [Ion Migration/Diffusion in an Amorphous InGaZnO Memristor.](https://dx.doi.org/10.1002/adfm.201103148) Adv. Funct. Mater. 2012, 22, 2759−2765.

(44) Kado, K.; Uenuma, M.; Sharma, K.; Yamazaki, H.; Urakawa, S.; Ishikawa, Y.; Uraoka, Y[. Thermal analysis for observing conductive](https://dx.doi.org/10.1063/1.4896615) [filaments in amorphous InGaZnO thin film resistive switching](https://dx.doi.org/10.1063/1.4896615) [memory.](https://dx.doi.org/10.1063/1.4896615) Appl. Phys. Lett. 2014, 105, 123506.

(45) Lee, D.; Chun, M. C.; Ko, H.; Kang, B. S.; Kim, J[. Highly stable,](https://dx.doi.org/10.1088/1361-6528/ab7e71) [solution-processed quaternary oxide thin film-based resistive switch](https://dx.doi.org/10.1088/1361-6528/ab7e71)[ing random access memory devices via global and local stoichiometric](https://dx.doi.org/10.1088/1361-6528/ab7e71) [manipulation strategy.](https://dx.doi.org/10.1088/1361-6528/ab7e71) Nanotechnology 2020, 31, 245202.

(46) Seo, Y.; Jeong, H.-S.; Jeong, H.-Y.; Park, S.; Jang, J. T.; Choi, S.; Kim, D. M.; Choi, S.-J.; Jin, X.; Kwon, H.-I.; Kim, D. H. [Effect of](https://dx.doi.org/10.3390/ma12193248) [Simultaneous Mechanical and Electrical Stress on the Electrical](https://dx.doi.org/10.3390/ma12193248) [Performance of Flexible In-Ga-Zn-O Thin-Film Transistors.](https://dx.doi.org/10.3390/ma12193248) Materials 2019, 12, 3248.

(47) Kataoka, Y.; Imai, H.; Nakata, Y.; Daitoh, T.; Kimura, T. M. N.; Nakano, T.; Mizuno, Y.; Oketani, T.; Takahashi, M.; Tsubuku, M.; Miyake, H.; Hirakata, T. I. Y.; Koyama, J.; Yamazaki, S.; Koezuka, J.; Okazaki, K.; Koezuka, J.; Okazaki, K. [56.1: Development of IGZO-](https://dx.doi.org/10.1002/j.2168-0159.2013.tb06329.x)[TFT and Creation of New Devices Using IGZO-TFT.](https://dx.doi.org/10.1002/j.2168-0159.2013.tb06329.x) Dig. Tech. Pap.-Soc. Inf. Disp. Int. Symp. 2013, 44, 771-774.

(48) Matsuo, T.; Mori, S.; Ban, A.; Imaya, A[. 8.3:Invited Paper:](https://dx.doi.org/10.1002/j.2168-0159.2014.tb00023.x) [Advantages of IGZO Oxide Semiconductor.](https://dx.doi.org/10.1002/j.2168-0159.2014.tb00023.x) Dig. Tech. Pap.-Soc. Inf. Disp. Int. Symp. 2014, 45, 83−86.

(49) Honda, R.; Suzuki, A.; Matsuda, S.; Saito, S.; Shima, Y.; Koezuka, J.; Yamazaki, S. [P-4: Electrical Characteristics of Dual-Gate](https://dx.doi.org/10.1002/sdtp.10821) [CAAC-IGZO FET with Self-Aligned Top Gate.](https://dx.doi.org/10.1002/sdtp.10821) Dig. Tech. Pap.-Soc. Inf. Disp. Int. Symp. 2016, 47, 1132−1135.

(50) Takeda, Y.; Kobayashi, S.; Murashige, S.; Ito, K.; Ishida, I.; Nakajima, S.; Matsukizono, H.; Makita, N. [37-2: Development of high](https://dx.doi.org/10.1002/sdtp.12970) [mobility top gate IGZO-TFT for OLED display.](https://dx.doi.org/10.1002/sdtp.12970) Dig. Tech. Pap.-Soc. Inf. Disp. Int. Symp. 2019, 50, 516−519.

(51) Aluguri, R.; Tseng, T.-Y. [Notice of Violation of IEEE](https://dx.doi.org/10.1109/jeds.2016.2594190) [Publication Principles: Overview of Selector Devices for 3-D](https://dx.doi.org/10.1109/jeds.2016.2594190) [Stackable Cross Point RRAM Arrays.](https://dx.doi.org/10.1109/jeds.2016.2594190) IEEE J. Electron Devices Soc. 2016, 4, 294−306.

(52) Liang, J.; Wong, H.-S. P[. Cross-Point Memory Array Without](https://dx.doi.org/10.1109/ted.2010.2062187) Cell Selectors-[Device Characteristics and Data Storage Pattern](https://dx.doi.org/10.1109/ted.2010.2062187) [Dependencies.](https://dx.doi.org/10.1109/ted.2010.2062187) IEEE Trans. Electron Devices 2010, 57, 2531−2538.

(53) Jung, C.-M.; Choi, J.-M.; Min, K.-S. [Two-Step Write Scheme](https://dx.doi.org/10.1109/tnano.2012.2188302) [for Reducing Sneak-Path Leakage in Complementary Memristor](https://dx.doi.org/10.1109/tnano.2012.2188302) [Array.](https://dx.doi.org/10.1109/tnano.2012.2188302) IEEE Trans. Nanotechnol. 2012, 11, 611−618.

(54) Trinh, T. T.; Jang, K.; Velumani, S.; Dao, V. A.; Yi, J[. Role of](https://dx.doi.org/10.1016/j.mssp.2015.03.051) [Schottky barrier height at source/drain contact for electrical](https://dx.doi.org/10.1016/j.mssp.2015.03.051) [improvement in high carrier concentration amorphous InGaZnO](https://dx.doi.org/10.1016/j.mssp.2015.03.051) [thin film transistors.](https://dx.doi.org/10.1016/j.mssp.2015.03.051) Mater. Sci. Semicond. Process. 2015, 38, 50−56.

(55) Alam, A. U.; Howlader, M. M. R.; Deen, M. J[. Oxygen Plasma](https://dx.doi.org/10.1149/2.007312jss) [and Humidity Dependent Surface Analysis of Silicon, Silicon Dioxide](https://dx.doi.org/10.1149/2.007312jss) [and Glass for Direct Wafer Bonding.](https://dx.doi.org/10.1149/2.007312jss) ECS J. Solid State Sci. 2013, 2, P515.

(56) Taguchi, M.; Hamaguchi, S[. Molecular dynamics study on Ar](https://dx.doi.org/10.1063/1.2401651) [ion bombardment effects in amorphous deposition processes.](https://dx.doi.org/10.1063/1.2401651) J. Appl. Phys. 2006, 100, 123305.

(57) Jang, J. T.; Ko, D.; Ahn, G.; Yu, H. R.; Jung, H.; Kim, Y. S.; Yoon, C.; Lee, S.; Park, B. H.; Choi, S.-J.; Kim, D. M.; Kim, D. H. [Effect of oxygen content of the LaAlO3 layer on the synaptic behavior](https://dx.doi.org/10.1016/j.sse.2017.10.032) [of Pt/LaAlO3/Nb-doped SrTiO3 memristors for neuromorphic](https://dx.doi.org/10.1016/j.sse.2017.10.032) [applications.](https://dx.doi.org/10.1016/j.sse.2017.10.032) Solid-State Electron. 2018, 140, 139−143.

(58) Deswal, S.; Kumar, A.; Kumar, A. [NbOx based memristor as](https://dx.doi.org/10.1063/1.5118980) [artificial synapse emulating short term plasticity.](https://dx.doi.org/10.1063/1.5118980) AIP Adv. 2019, 9, 095022.

(59) Kim, S.; Lim, M.; Kim, Y.; Kim, H.-D.; Choi, S.-J. [Impact of](https://dx.doi.org/10.1038/s41598-018-21057-x) [Synaptic Device Variations on Pattern Recognition Accuracy in a](https://dx.doi.org/10.1038/s41598-018-21057-x) [Hardware Neural Network.](https://dx.doi.org/10.1038/s41598-018-21057-x) Sci. Rep. 2018, 8, 2638.

(60) Chen, P.-Y.; Peng, X.; Yu, S. NeuroSim+: An Integrated Device-to-Algorithm Framework for Benchmarkinng Synaptic Devices and Array Architectures. 2017 International Electron Devices Meeting; IEEE: Piscataway, NJ, 2017; pp 6.1.1−6.1.4.

(61) Puglisi, F. M.; Wenger, C.; Pavan, P[. A Novel Program-Verify](https://dx.doi.org/10.1109/led.2015.2464256) [Algorithm for Multi-Bit Operation in HfO2 RRAM.](https://dx.doi.org/10.1109/led.2015.2464256) IEEE Electron Device Lett. 2015, 36, 1030−1032.

(62) Khwa, W.-S.; Chang, M.-F.; Wu, J.-Y.; Lee, M.-H.; Su, T.-H.; Wang, T.-Y.; Li, H.-P.; BrightSky, M.; Kim, S.; Lung, H.-L.; Lam, C. [A](https://dx.doi.org/10.1109/led.2016.2614513) [Retention-Aware Multilevel Cell Phase Change Memory Program](https://dx.doi.org/10.1109/led.2016.2614513) [Evaluation Metric.](https://dx.doi.org/10.1109/led.2016.2614513) IEEE Electron Device Lett. 2016, 37, 1422−1425.