Experimental decomposition of the positive bias temperature stress-induced instability in self-aligned coplanar InGaZnO thin-film transistors and its modeling based on the multiple stretched-exponential functions

Dae Hwan Kim (SID Member) Sungju Choi Juntae Jang Hara Kang Dong Myong Kim Sung-Jin Choi Yong-Sung Kim (SID Member) Saeroonter Oh Ju Heyuck Baeck Jong Uk Bae Kwon-Shik Park Soo Young Yoon In Byeong Kang **Abstract** — Decomposition of the positive gate-bias temperature stress (PBTS)-induced instability into contributions of distinct mechanisms is experimentally demonstrated at several temperatures in top-gate self-aligned coplanar amorphous InGaZnO thin-film transistors by combining the stress-time-divided measurements and the subgap density-of-states (DOS) extraction. It is found that the PBTS-induced threshold voltage shift (ΔV_T) consists of three mechanisms: (1) increase of DOS due to excess oxygen in the active region; (2) shallow; and (3) deep charge trapping in the gate insulator components. Corresponding activation energy is 0.75, 0.4, and 0.9 eV, respectively. The increase of DOS is physically identified as the electron-capture by peroxide.

Proposed decomposition is validated by reproducing the PBTS time-evolution of I–V characteristics through the technology computer-aided design simulation into which the extracted DOS and charge trapping are incorporated. It is also found that the quantitative decomposition of PBTS-induce ΔV_T accompanied with the multiple stretched-exponential models enables an effective assessment of the complex degradation nature of multiple PBTS physical processes occurring simultaneously. Our results can be easily applied universally to any device with any stress conditions, along with guidelines for process optimization efforts toward ultimate PBTS stability.

Keywords — amorphous InGaZnO thin-film transistors with the top-gate self-aligned coplanar structure, experimental decomposition of positive-bias temperature stress instability.

DOI # 10.1002/jsid.531

1 Introduction

Although amorphous InGaZnO (a-IGZO) thin-film transistors (TFTs) have been successfully employed in commercial display products, such as organic light-emitting diode (OLED) displays and liquid-crystal displays,¹⁻⁴ the device stability requirement ironically becomes more stringent in future displays with higher resolution, higher frame rate, higher brightness, and longer product lifetime. Precise understanding of the physical origin of degradation mechanism of device instability is really indispensable for oxide TFT-based displays. Current-driving TFTs in an OLED pixel, as well as TFTs in gate-driver circuitry are often under the influence of positive gate-bias temperature stress (PBTS). Under the influence of PBTS, the threshold voltage (V_T) shifts in the positive direction. The physical origin of PBTS instability has been classified largely by either (1) trapping of electrons in the gate insulator (GI), 5.6 or (2) change in defect states in the active region.^{7–9}

Generally, in previous reports, the PBTS instability has been attributed to one of the two stated mechanisms as the dominant mechanism. For example, when the transfer curves show a parallel shift and the subthreshold swing (SS) does not change with stress time, charge trapping is referred to as the dominant mechanism. However, this method is not always applicable, because it is hard to determine how much of each degradation mechanism can be attributed to the V_T shift (ΔV_T) when the SS does change. If the newly created defects in the channel in the vicinity of the active-to-GI interface have energy well below the Fermi-level, it might not show up as an increase in SS value.¹⁰ Moreover, the dominant mechanism is dependent on the device structure, fabrication process, and stress conditions. For example, devices with a GI of poor quality have a high probability of having charge trapping as the dominant mechanism. In other cases, even with a highquality GI, the intrinsic defects in the active region can be minimized via annealing or optimization of the a-IGZO deposition process, and charge trapping may still be

Received 02/10/17; accepted 02/25/17.

Dae Hwan Kim, Sungju Choi, Juntae Jang, Hara Kang, Dong Myong Kim and Sung-Jin Choi are with the School of Electrical Engineering, Kookmin University, Seoul 136-702, South Korea; e-mail: drlife@kookmin.ac.kr.

Yong-Sung Kim is with Korea Research Institute of Standards and Science, Daejeon 34113, Korea.

Saeroonter Oh is with the Division of Electrical Engineering, Hanyang University, Ansan, 15588, Korea.

Ju Heyuck Baeck, Jong Uk Bae, Kwon-Shik Park, Soo Young Yoon and In Byeong Kang are with Research and Development Center, LG Display Co., Paju, 413-811, Korea.

[©] Copyright 2017 Society for Information Display 1071-0922/17/2502-0531\$1.00.

responsible as the dominant mechanism. Because several degradation mechanisms of different nature may take part in the PBTS instability, ascribing to one particular dominant mechanism may be irrelevant. Therefore, a novel method that can systematically determine the quantitative contribution of several mechanisms is required.

On the other hand, the a-IGZO TFTs with top-gate selfaligned (TG-SA) coplanar structure were successfully implemented in manufacturing the ultra-high definition (UHD) OLED televisions.⁴ The TG-SA coplanar structure has many advantages, such as higher performance due to no overlap capacitance between gate and source/drain (S/D) and better channel length scalability, better process controllability through subsequent processes including GI deposition, plasma treatment, and thermal annealing, and a lower V_T with better SS due to its better electrostatic integrity than bottom-gate structure.^{11,12} However, the instability of TG-SA coplanar IGZO TFTs has been rarely investigated in spite of its great importance.^{6,12}

Motivated by these backgrounds, we proposed the subgap density-of-states (DOS) based systematic decomposition of the positive bias stress-induced $\Delta V_{\rm T}$ in TG-SA coplanar a-IGZO TFTs and demonstrated it at a room temperature.¹³ In this work, as a further study for our previous work, the decomposition of PBTS instability into contributions of distinct mechanisms is experimentally demonstrated at several temperatures in TG-SA coplanar a-IGZO TFTs and further validated with the activation energy for an individual

mechanism by reproducing the PBTS time-evolution of I–V characteristics through the technology computer-aided design (TCAD) simulation into which the extracted DOS and charge trapping are incorporated. It is also found that the quantitative decomposition of PBTS ΔV_T accompanied with the multiple stretched-exponential (MSE) model enables an effective assessment of the complex degradation nature of multiple PBTS physical processes occurring simultaneously.

2 Fabrication process and device characteristics

The a-IGZO TFTs have a TG-SA coplanar structure, as shown in Fig. 1(a). The 30-nm-thick a-IGZO layer (In:Ga:Zn = 1:1:1 at%) is deposited by dc sputtering. A 100-nm SiO₂ layer is deposited by plasma enhanced chemical vapor deposition (PECVD) to serve as the GI. Interlayer dielectrics are deposited and patterned for S/D openings. Gate and S/D electrodes are formed by sputtering Cu/MoTi. Device size is W/L = 12/6 µm. Fig. 1(b)–(e) show the measured PBTS time-evolutions of transfer curves, field-effect mobility in saturation mobility ($\mu_{FE,sat}$), SS, and V_T during PBTS ($t_{str} = 10^4$ s, $V_{GS} = 30$ V, and $V_{DS} = 0$ V) and additional 10⁴ s recovery time ($t_{rec} = 2 \times 10^4$ s, $V_{GS} = 0$ V). The PBTS tests of different temperatures are applied to different a-IGZO TFTs with the same fabrication process and structure. The difference observed in the initial device characteristics at three different



FIGURE 1 — (a) Device structure of TG SA coplanar a-InGaZnO (IGZO) thin-film transistor. Device W/L = 12 μ m/ 6 μ m. The positive gate-bias temperature stress time-evolutions of (b) transfer curves, (c) field-effect mobility $\mu_{FE,satr}$ (d) subthreshold swing, and (e) V_T during positive gate-bias temperature stress ($t_{str} = 10^4$ s) and additional 10⁴ s recovery time ($t_{rec} = 2 \times 10^4$ s).

temperatures [Fig. 1(b)–(e)] is mainly due to both the carrier density and the Fermi-level position at a specific bias condition, which are not only dependent on the DOS but also strongly affected by the temperature. The $\mu_{\rm FE,sat}$ is extracted from the maximum value of $\left(\frac{\partial \sqrt{I_{DS}}}{\partial V_{CS}}\right)^2 / \frac{C_{ar}W}{2L}$ at $V_{DS} = 10$ V, where the C_{ox} is the GI capacitance per unit area. In addition, the SS is determined from $I_{DS} = 0.1-1$ nA in subthreshold region, and the V_T is defined as the value of V_{GS} inducing $I_{DS} = W/L \times 10$ nA at $V_{DS} = 10$ V.

Subgap DOS of a-IGZO is extracted from the photoresponse of C-V curves [Fig. 2].¹⁴ The measured bandgap of IGZO is $E_g = 3.03$ eV while the energy of incident photons is 2.82 eV.

Extracted DOS's are shown in the symbols in Fig. 3(a)–(d), which consist of four components according to their distribution shapes in energy level: donor-like tail states (g_{TD}) , excess oxygen defect states (g_{Oex}) , acceptor-like deep states (g_{DA}) , and tail states (g_{TA}) , in increasing order of the energy levels. The DOS profile is found to be well fitted



FIGURE 2 — Photo-response of C-V curve at (a) 300, (b) 333, and (c) 373 K. Inset in (b) shows the schematic of measurement setup.



FIGURE 3 — Extracted density-of-state (DOS) near (a)–(c) E_V and (d) E_C during positive gate-bias temperature stress (PBTS) at various temperatures. Experiments and models are denoted as open symbols and lines. Schematic views illustrating (e) the microscopic origin of $\Delta V_{T,\text{DOS}}$ and (f) the increase of g_{Oex} during PBTS.

with following model equations [lines in Fig. 3(a)–(d)] as follows:

$$g_{TD}(E) + g_{Oex}(E) = N_{TD} \exp\left(-\frac{E - E_V}{kT_{TD}}\right)$$
(1)
+ $N_{Oex} \exp\left(-\left(\frac{E - E_V - E_{Oex}}{kT_{Oex}}\right)^2\right)$

$$g_{TA}(E) + g_{DA}(E) = N_{TA} \exp\left(-\frac{E_C - E}{kT_{TA}}\right)$$

$$+ N_{DA} \exp\left(-\left(\frac{E_C - E_{DA} - E}{kT_{DA}}\right)^2\right)$$
(2)

The DOS parameters are summarized in Table 1. Here, the N_{DOS} , such as N_{TD} , N_{Oex} , N_{DA} , and N_{TA} , is the density and the kT_{DOS} , such as kT_{TD} , kT_{Oex} , kT_{DA} , and kT_{TA} , is the characteristic energy, respectively. The E_{DOS} , such as E_{Oex} and E_{DA} , is the center energy of the Gaussian DOS peak. The E_C/E_V is the conduction/valence band edge.

The only component that gives a significant change in DOS during PBTS is the g_{Oex}, which is located in the energy range of 0.7 eV above E_V , as shown in Fig. 3(a)–(d) and Table 1. This goex seems to partially relate with the $pp\pi^*$ (occupied) states in the O_{ex} (excess oxygen) peroxide (i.e., O–O dimer) configuration, and also with the $pp\sigma^*$ states after electron-capture by the peroxide.^{15,16} During PBTS, the empty $pp\sigma^*$ anti-bonding state in the conduction bands captures two electrons letting the peroxide transform into the fully-oxidized state, that is, $(O-O_{ex})^{2-}+2e^- \rightarrow O^{2-}+O^{2-}$, as seen in Fig. 3(e).¹⁵ The occupied $pp\sigma^*$ state then moves into the g_{Oex} energy range as illustrated in Fig. 3(f).¹⁶ Thus, the actual change of the g_{Oex} originates from the increase of the $pp\sigma^*$ state capturing electrons, and that is the reason why g_{Oex} has an acceptor-like character. The increase of goex should accompany the decrease of empty $pp\sigma^*$ states inside the conduction bands.

TABLE 1 — Extracted DOS parameters during PBTS.

3 Experimental decomposition of positive gate-bias temperature stress ΔV_T

Figure 4 illustrates the decomposition scheme of a total ΔV_T , that is, $\Delta V_{T,tot}(t)$, into the contributions of distinct mechanisms. The measured $\Delta V_{T,tot}(t)$ at a specific t_{str} is schematically illustrated in Fig. 4(a). In the recovery characteristics, the ΔV_T lowers quickly at the early stage of recovery and saturates to a certain value. The t_{rec} is defined as the time when $d\Delta V_{T,tot}(t)/dt < 10^{-6}$ (V/s). The saturated value of the recovery portion ($\Delta V_{T,fast}$) is measured after t_{rec} as denoted by (2) in Fig. 4(a). This fast recovery component may still include several mechanisms and requires further decomposition.

First, we investigate ΔV_T recovery characteristics not only after the entire stress stage $(t_{str}$ in Fig. 4(a)), but also in between stress-time intervals during the stress stage as denoted by t_{str1} , t_{str2} , and t_{str3} in Fig. 4(b). In this way, $\Delta V_{T,fast}$ is sampled at $t = t_{str1}$, t_{str2} , and t_{str3} in order to trace the PBTS time-evolution of $\Delta V_{T,fast}$ during $t = t_{str}$, which is called as "the stress-time-divided measurement". Second, we measure the ΔV_T contribution caused by the PBTS-induced change in DOS of the channel layer, that is, $\Delta V_{T,DOS}$ which is denoted by ① in Fig. 4(a), and trace the PBTS time-evolution of $\Delta V_{T,DOS}$ as denoted by t_{str1} , t_{str2} , and t_{str3} in Fig. 4(b) and Table 1.

Then, we express the positive ΔV_T because of the increase of g_{Oex} after the positive gate-bias temperature stress during t_{str} as follows:

$$\Delta V_{T,DOS}(t_{str}) = \frac{qt_{IGZO}}{C_{ox}} \left(\int_{E_V}^{E_F} g_{Oex}(E, t = t_{str}) dE - \int_{E_V}^{E_F} g_{Oex}(E, t = 0) dE \right)$$
(3)

where q is the elementary charge of an electron, t_{IGZO} is the active layer thickness, and C_{ox} is the gate insulator capacitance per unit area. We will denote this as the first mechanism (O_{ex}) for PBTS instability. Noticeably, the increase of g_{Oex} during

Parameter			$[eV^{-1}cm^{-3}]$	kT _{DOS} [eV]	E _{DOS} [eV]
g _{TA} (Acceptor-like tail states)		2.0×10^{18} 6.0×10^{16}	0.03 0.75	0.8	
g _{DA} (Acceptor-like deep states)					
g _{Oex}	Temp. = 300 K	Initial	0.3×10^{16}	0.4	0.7
	•	After stress (10^4 s)	0.8×10^{16}		
		After recovery $(+10^4 \text{ s})$	0.65×10^{16}		
	Temp. = 333 K	Initial	0.3×10^{16}		
	•	After stress (10^4 s)	0.95×10^{16}		
		After recovery $(+10^4 \text{ s})$	0.75×10^{16}		
	Temp. = 333 K	Initial	0.3×10^{16}		
	*	After stress (10^4 s)	1.1×10^{16}		
		After recovery $(+10^4 \text{ s})$	0.8×10^{16}		
g _{TD} (Donor-like tail states)		5.0×10^{18}	0.015	-	

DOS, density-of-state; PBTS, positive gate-bias temperature stress.



FIGURE 4 — (a) The procedure of experimental decomposition of positive gate-bias temperature stress $\Delta V_{T,tot}$ into the density-of-state change ($\Delta V_{T,DOS}$), GI deep trapping ($\Delta V_{T,deep}$), and GI shallow trapping ($\Delta V_{T,shallow}$) components at specific t_{str} and t_{rec} . The circled number indicates the order of acquiring experimental data. (b) The stress-time-divided measurement and (c) finally decomposed ΔV_T as the function of t_{str} .

PBTS is found to decrease (partially recover) after PBTS, as shown in Fig. 3(a). Recovery of V_T due to the DOS restoration, $\Delta V_{T,DOS,rec}$, which is denoted by ③ in Fig. 4(a), can also be derived similarly to Eq. (3), by performing DOS integration as follows:

$$\Delta V_{T,DOS,rec}(t_{str}) = \frac{qt_{IGZO}}{C_{ox}} \left(\int_{E_V}^{E_F} g_{Oex}(E, t = t_{str}) dE - \int_{E_V}^{E_F} g_{Oex}(E, t = t_{rec}) dE \right)$$
(4)

Hence, a part of the fast recovery $(\Delta V_{T,fast}: \textcircled{2})$ in Fig. 4(a)) should come from $\Delta V_{T,DOS,rec}$ (3 in Fig. 4(a)). By excluding the $\Delta V_{T,DOS,rec}$ from $\Delta V_{T,fast}(t_{str})$, we can determine the fast recovery component caused solely by the GI as $\Delta V_{T,shallow}(t_{str})$ (4 in Fig. 4(a)). For now, we will attribute this self-recoverable GI component as electrons de-trapping from "shallow traps" in the GI, because the electrons are able to escape the energy barrier by mere kT energy, hence the subscript. We will later validate this second PBTS instability mechanism (shallow GI trapping) component by comparing the result of well-calibrated TCAD simulation with the measured ΔV_T .

After disclosure of these two mechanisms, we are left with the remaining V_T amount that does not recover in the absence of additional thermal energy, and does not originate from the DOS change in the active region. The remaining ΔV_T portion is most likely to relate with deep (in space or in energy) GI trapping, which does not recover at moderate temperatures. Hence, we will assign the last component as "deep GI trapping" (⑤ in Fig. 4(a)), which is obtained by

$$\Delta V_{T,deep}(t) = \Delta V_{T,tot}(t) - \Delta V_{T,DOS}(t) - \Delta V_{T,shallow}(t).$$
(5)

The three different ΔV_T portions due to PBTS are separated into three different contributions, by explicitly measuring the ΔV_T increase and recovery solely by the peroxide mechanism via DOS analysis, and by assigning the remaining fast and slow recovering portions to the shallow and deep GI trapping mechanisms, respectively [Fig. 4(c)]. The ΔV_T separations based on the stress-time-divided measurements are performed for three different stress times: t_{str1} , t_{str2} , and $t_{str3} = 500$, 3600, and 10⁴ s [Fig. 5]. Experimentally decomposed $\Delta V_{T,DOS}$, $\Delta V_{T,shallow}$, and ΔV_T , deep are plotted as a function of the stress time, as denoted by the symbols in Fig. 6.

Figure 7(a) shows the contribution percentage of each component to the PBTS $\Delta V_{T,tot}$ after $t_{str} = 10^4$ s at varying temperatures of 27, 60, and 100 °C. The $\Delta V_{T,deep}$ percentage ~ 70% is reasonable because in this work, process conditions were controlled to minimize excess oxygen content in the GI/channel interface to reduce both $\Delta V_{T,DOS}$ and ΔV_{T} , shallows leaving the GI deep trapping component as the dominant PBTS degradation mechanism.

4 Multiple stretched-exponential function model

We assume the $\Delta V_{T,tot}$ under PBTS and/or recovery ($\Delta V_{T,tot}$ (t) = $V_T(t) - V_T(t = 0)$) is a combination of several



FIGURE 5 — Measured stress-time-divided $\Delta V_T(t_{str})$ at T = 300, 333, and 373 K.



FIGURE 6 — Decomposed $\Delta V_T(t_{str})$ at T = 300, 333, and 373 K. Symbol: experiment. Line: stretched exponential model.



FIGURE 7 — (a) The result of decomposing positive gate-bias temperature stress (PBTS) $\Delta V_{T,tot}$ into three components after $t_{str} = 10^4$ s. (b) Characteristic time constant as a function of PBTS temperature to extract the effective energy barrier, that is, activation energy E_{ar} for each degradation mechanism.

components with different nature $(\Delta V_{T,tot} = \Delta V_{T1} + \Delta V_{T2} + ...)$, and will be broken down by using experimental techniques. The time evolution of ΔV_T under bias-stress is commonly

TABLE 2 — Stretched-exponential (SE) function parameters.

Temp.		300 K	333 K	373 K
$\Delta V_{T,shallow}$	$\Delta V_{T0,shallow}$	0.1	0.15	0.17
A 17	Pshallow $\tau_{shallow}$	1.50×10^5	7.00×10^3	1×10^{3}
$\Delta V_{T,deep}$	$\Delta V_{T0,deep}$ β_{deep}	0.3	3.2 0.45	4.2 0.68
$\Delta V_{T,DOS}$	$ au_{deep} \ \Delta V_{T0,DOS}$	$7.00 \times 10^{\circ}$ 0.05	3.00×10^{3} 0.15	3.00×10^{-10} 0.4
	β_{DOS} τ_{DOS}	$0.35 \\ 4.00 \times 10^4$	$0.4 2.10 \times 10^3$	$0.55 \\ 5.20 \times 10^2$
Unit	200	V/-/s	V/-/s	V/-/s

TABLE 3 — TCAD parameters describing the GI electron traps.

Parameter	Definition	Value
$N_{OT1} [cm^{-3}]$	Density of shallow electron traps in GI (4 nm near GI/IGZO interface)	3×10^{19}
E _{OT1} [eV]	Energy level of shallow electron trap	$E_{C}(GI)-2.2$
N_{OT2} [cm ⁻³]	Density of deep electron traps in GI	1×10^{19}
	(far from the 4-nm region near	
	GI/IGZO interface)	
E _{OT2} [eV]	Energy level of deep electron trap	$E_{C}(GI)-4$
$\sigma [cm^2]$	Capture cress section of electron trap	1×10^{-13}
τ_{OT1} [s]	De-trapping time from the shallow electron trap	2×10^{3}
τ_{OT2} [s]	De-trapping time from the deep electron trap	1×10^{6}

GI, gate insulator; IGZO, InGaZnO.

modeled by the stretched-exponential (SE) function, which is expressed as follows 8,17 :

$$\Delta V_{T,tot}(t) = \Delta V_{T0} \left[1 - \exp\left(-\left(\frac{t}{\tau}\right)^{\beta}\right) \right]$$
(6)

where ΔV_{T0} is the ΔV_T at infinite time, τ is the characteristic time constant, and β is the stretching exponent with a value smaller than 1. After ΔV_T decomposition from PBTS at various temperatures, each degradation mechanism component will possess its own set of fitting parameters to the SE function (ΔV_{T0} , $\tau = \tau_0 \times \exp(E_a/kT)$, β , and E_a). Therefore, $\Delta V_{T,tot}(t)$ can be modeled by using the multiple SE (MSE) function as follows:

$$\begin{aligned} \Delta V_{T,tot}(t) &= \Delta V_{T,DOS}(t) + \Delta V_{T,deep}(t) + \Delta V_{T,shallow}(t) \\ &= \Delta V_{T0,DOS} \left[1 - \exp\left(-\left(\frac{t}{\tau_{DOS}}\right)^{\beta_{DOS}}\right) \right] \\ &+ \Delta V_{T0,deep} \left[1 - \exp\left(-\left(\frac{t}{\tau_{deep}}\right)^{\beta_{deep}}\right) \right] \\ &+ \Delta V_{T0,shallow} \left[1 - \exp\left(-\left(\frac{t}{\tau_{shallow}}\right)^{\beta_{shallow}}\right) \right] \end{aligned}$$

$$(7)$$

The lines in Fig. 6 show that all of $\Delta V_{T,DOS}$, $\Delta V_{T,shallow}$, and $\Delta V_{T,deep}$ are well fitted with the SE functions with individual parameters, and the $\Delta V_{T,tot}(t)$ is well described by the superposition of MSE functions. It suggests the assumption



FIGURE 8 — The TCAD-simulated I–V curves (line) compared with measured ones (symbol).



 $FIGURE \ 9$ — The TCAD-simulated positive gate-bias temperature stress time evolution of V_T (line) compared with measured one (symbol) in (a) linear and (b) log scale.

in Eq. (7) is reasonable. Detailed SE function parameters are shown in Table 2.

The effective energy barrier E_a is found to be 0.75, 0.40, 0.90 eV for the ΔV_T because of DOS increase, GI shallow trapping, and GI deep trapping, respectively, by using the temperature-dependence of τ , as shown in Fig. 7(b). Effective energy barrier values $E_{a,shallow} = 0.40$ eV and $E_{a,deep} = 0.90$ eV is in good agreement with values from studies where charge trapping was the dominant mechanism, where E_a values range from 0.38 to 1.33 eV.^{17,18} On the other hand, it is noteworthy that the extracted $E_{a,DOS} = 0.75$ eV coincides with the energy difference between the calculated oxygen interstitial (O_i) level and the Fermi-level under PBTS.¹⁵ Considering the activation energy for the peroxide dissociation through electron trapping has been calculated to be 0.8–0.9 eV,^{15,16} the extracted $E_{a,DOS} = 0.75$ eV is well within range of previously reported values lending confidence to the proposed method to partition the $\Delta V_{T,DOS}$ component.

5 TCAD simulation-based verification

In order to validate the decomposed PBTS degradation mechanisms, the PBTS time-evolution of DOS is incorporated into TCAD simulation tool,¹⁹ which quantitatively reflects the $\Delta V_{T,DOS}$ components. The electron trapping into GI shallow/deep traps is also taken into account by using the TCAD model supporting the Fowler–Nordheim tunneling, band-toband tunneling, trap-assisted tunneling, and Poole–Frenkel emission. The electron trapping into GI is simulated by tuning the electron trapping-related TCAD model parameters, such as the energy level, band offset, spatial position/density, capture cross section, and escape frequency of GI shallow/deep traps. Our TCAD framework was already well-calibrated in terms of the incorporation of both the electron trapping into GI and the DOS profile. Detailed parameters are summarized in Table 3.

Figures 8 and 9 show that our TCAD simulation results reproduce the measured PBTS time-evolutions of I–V curves

and V_T 's very well. It suggests that our decomposition method is valid and the individual instability mechanism is reasonably identified.

6 Conclusions

We have demonstrated a universal method to experimentally determine the quantitative contributions of PBTS instability mechanisms in the TG SA coplanar a-IGZO TFTs by combining the stress-time-divided measurements and the DOS extraction. We have successfully decomposed the ΔV_T caused by PBTS into three mechanisms: (1) increase of DOS due to excess oxygen in the active region; (2) shallow; and (3) deep charge trapping in the GI components. The MSE model is used to obtain a separate set of fitting parameters for each experimentally determined component and to gain insight into the physical origin of PBTS instability. We validated the proposed method by comparing the TCAD simulation results with the measured data. Our results can be easily applied universally to any device with any stress conditions, along with guidelines for process optimization efforts toward ultimate PBTS stability.

Acknowledgments

This work was supported in part by LG Display Company, in part by the National Research Foundation of Korea (NRF) funded by the Korean Government (MSIP) under Grant 2016R1A5A1012966 and 2015M3D1A1068061, in part by SILVACO, and in part by the IC Design Education Center (IDEC).

References

¹ R. Tani et al., "64.2: panel and circuit designs for the world's first 65-inch UHD OLED TV," SID Int. Symp. Dig. Tech. Pap., 46, 950 (2015) https:// doi.org/10.1002/sdtp.10423

- 2 Z. Wu et al., "64.3: development of 55-inch UHD AMOLED TV," SID Int. Symp. Dig. Tech. Pap., 46, 954 (2015) https://doi.org/10.1002/sdtp.10427
- 3 B. Yeh and C. Lin, '63.4: high-performance 4K x 2K 65-in. TV with BCEtype oxide TFTs," SID Int. Symp. Dig. Tech. Pap., 46, 943 (2015) https:// doi.org/10.1002/sdtp.10419
- 4 C. Ha et al., "69.2: distinguished paper: high reliable a-IGZO TFTs with self-aligned coplanar structure for large-sized ultrahigh-definition OLED TV," SID Int. Symp. Dig. Tech. Pap., 46, 1020 (2015) https://doi.org/ 10.1002/sdtp.10346
- 5 M. E. Lopes et al., "Gate-bias stress in amorphous oxide semiconductors thin-film transistors," Appl. Phys. Lett., 95, 063502 (2009) https://doi. org/10.1063/1.3187532
- 6 S. Oh et al., "Effect of interfacial excess oxygen on positive-bias temperature stress instability of self-aligned coplanar InGaZnO thin-film transistors," Appl. Phys. Lett., 108, 141604 (2016) https://doi.org/ 10.1063/1.4945404
- A. Janotti and C. G. Van de Walle, "Native point defects in ZnO," *Phys. Rev. B.*, **76**, 165202 (2007) https://doi.org/10.1103/PhysRevB.76.165202
 A. J. Flewitt and M. J. Powell, "A thermalization energy analysis of the Gramma and Complexity of the Gra
- 8 A. J. Flewitt and M. J. Powell, "A thermalization energy analysis of the threshold voltage shift in amorphous indium gallium zinc oxide thin film transistors under simultaneous negative gate bias and illumination," J. Appl. Phys., 115, 134501 (2014) https://doi.org/10.1063/1.4870457
- 9 H.-H. Nahm and Y.-S. Kim, "Undercoordinated indium as an intrinsic electron-trap center in amorphous InGaZnO4," NPG Asia Mat., 6 (2014) https://doi.org/10.1038/am.2014.103.e143.
- 10 M. J. Powell, "The physics of amorphous-silicon thin-film transistors," *IEEE Trans. Electron Device*, 36, 2753 (1989) https://doi.org/10.1109/16.40933
- 11 J. U. Bae et al., "10.2: invited paper: development of oxide TFT's structures," SID Int. Symp. Dig. Tech. Pap., 44, 89 (2013a) https://doi. org/10.1002/j.2168-0159.2013.tb06148.x
- 12 S. Oh et al., "Comparison of top-gate and bottom-gate amorphous InGaZnO thin-film transistors with the same SiO2/a-InGaZnO/SiO2 stack," *IEEE Electron Device Lett.*, **35**, 1037 (2014) https://doi.org/ 10.1109/LED.2014.2351492
- 13 S. Choi et al., "Systematic decomposition of the positive bias stress instability in self-aligned coplanar InGaZnO thin-film transistors," *IEEE Electron Device Lett.*, accepted (2017).
- 14 H. Bae et al., "Single scan monochromatic photonic capacitance voltage technique for extraction of subgap DOS over the bandgap in amorphous semiconductor TFTs," *IEEE Electron Device Lett.*, **34**, 1524 (2013b) https://doi.org/10.1109/LED.2013.2287511
- 15 W. H. Han et al., "Electronic structure of oxygen interstitial defects in amorphous In-Ga-Zn-O semiconductors and implications for device behavior," Phys. Rev. App., 3, 044008 (2015) https://doi.org/10.1103/ PhysRevApplied.3.044008
- 16 H.-H. Nahm, Y.-S. Kim and D. H. Kim, "Instability of amorphous oxide semiconductors via carrier-mediated structural transition between disorder and peroxide state," *Phys. Status Solidi B*, **249**, 1277 (2012) https://doi.org/10.1002/pssb.201147557
- 17 T. Chen *et al.*, "Behaviors of InGaZnO thin film transistor under illuminated positive gate-bias stress," *Appl. Phys. Lett.*, **97**, 112104 (2010) https://doi.org/10.1063/1.3481676
- 18 C. Han *et al.*, "Effects of electron trapping and interface state generation on bias stress induced in indium–gallium–zinc oxide thin-film transistors," *J. Appl. Phys.*, **53** (2014) https://doi.org/10.7567/JJAP.5308NG04.
- 19 ATLAS Device Simulation Software User's Manual. Silvaco, Santa Clara, CA, USA, (2016).



Dae Hwan Kim received the BS, MS, and PhD degrees in Electrical Engineering from Seoul National University, Seoul, Korea, in 1996, 1998, and 2002, respectively. From 2002 to 2005, he was with Samsung Electronics Company, Ltd., Kyung ki-Do, Korea, where he contributed to the design and development of 92-nm double data rate (DDR) dynamic RAM (DRAM) and 80-nm DDR2 DRAM. In 2005, he joined the School of Electrical Engineering, Kookmin University, Seoul, where he is currently a Professor and Director of Hybrid Device-based Circadian ICT Research Center. He

has (co)authored over 200 research publications and patents. His current research interests are nanoscale CMOS devices and integrated circuits,

metal oxide and organic thin-film transistors, biosensors devices, exploratory logic and memory devices, energy-efficient nano-ICs, and Si quantum devices. He has also worked on the characterization, modeling, and circuit design for reliabilities of CMOS devices, thin-film transistors, display, biosensors, and neuromorphic systems. Dr. Kim is a senior member of the IEEE and a secretary of the Seoul Chapter of IEEE Electron Devices Society. He is also a member of IEEE Electron Devices Society, IEEE Engineering in Medicine and Biology Society, the Society for Information Display, the Korean Information Display Society, the Electrochemical Society, the Institute of Electronics and Information Engineers of Korea, and the Korean Institute of Electrical and Electronic Material Engineers. He is also a member of Cooperative Directors in the Institute of Electronics and Information Engineers.



Sungju Choi received the BS and MS degree in the School of Electrical Engineering from Kookmin University, Seoul, Korea, in 2016, where he is currently pursuing the PhD degree. His current research interests include the characterization and modeling for the reliabilities of III-V compound semiconductor devices and oxide thin-film transistors.



Juntae Jang received the BS and MS degrees in Electrical Engineering from Kookmin University, Seoul, South Korea, in 2016, where he is currently pursuing the PhD degree with the Department of Electrical Engineering. His current research interests include amorphous oxide thin-film transistor and nonvolatile memory devices.



Hara Kang received the BS degree in the School of Electronic Engineering from Kookmin University, Seoul, Korea, in 2015. She is currently pursuing the MS degree, and her current research interests include amorphous oxide thin-film transistor and nonvolatile memory devices.



Dong Myong Kim is currently a Professor of the School of Electrical Engineering, Kookmin University, Seoul, Korea. His current research interests include fabrication, characterization, and modeling of nanostructure Silicon devices, III-V compound semiconductor devices, memories, and CMOS RF circuits.



Sung-Jin Choi received the MS and PhD degrees in Electrical Engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2012. He is currently an Assistant Professor of the School of Electrical Engineering, Kookmin University, Seoul, Korea.



Yong-Sung Kim is a Principal Researcher at Korea Research Institute of Standards and Science (KRISS), South Korea. He received MS and PhD degrees in Physics from Korea Advanced Institute of Science and Technology (KAIST) in 1999 and 2002, respectively. He is a theoretical physicist. His research interest is condensed matters, especially semiconductors themselves, defects and surfaces in the semiconductors. Density functional theory (DFT) calculation is his familiar tool for the research. He worked at Samsung Electronics in 2002–2006 and developed Si-based

3-D cell transistors for DRAM. He now works with LG displays to develop high-mobility stable amorphous oxide semiconductors. He established the peroxide and metal-metal bond defect models, which are associated with the electrons and holes trapping in the amorphous oxides. Atomically thin 2-D semiconductors are another important topic of his current research.



Saeroonter Oh received the BS degree in Electrical Engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2004, and the MS and PhD degrees in Electrical Engineering from Stanford University, Stanford, CA, in 2006 and 2010, respectively. He joined LG Display, Paju, Korea, in 2010. In 2016, he joined Hanyang University, Ansan, Korea, as an Assistant Professor in the Electrical Engineering division. His research interests include metal-oxide thin-film transistor technology for flexible display applications, and device physics and modeling of

low-dimension nanoscale devices.



Ju Heyuck Baeck received the PhD degree in Physics from the Yonsei University, Seoul, Korea. He is currently a Chief Research Engineer with the Research and Development Center, LG Display, Paju, Korea.



Jong Uk Bae received the MS degree in Electrical Engineering from the University of California at Santa Barbara, Santa Barbara, CA, USA, and the PhD degree from the University at Buffalo, The State University of New York, Buffalo, NY, USA. He is currently the Leader of the Oxide TFT Research Team 2 with the Research and Development Center, LG Display, Paju, Korea.

Kwon-Shik Park received the PhD degree in

Materials Science and Engineering from the Korea

Advanced Institute of Science and Technology,

Daejeon, Korea. He is currently the Vice President

and Leader of the Device Process Research

Division with the Research and Development

Center, LG Display, Paju, Korea.



So of D

Soo-Young Yoon is the Vice President and director of LGD Laboratory with the Research and Development Center, LG Display, Paju, Korea.



In Byeong Kang received the BS and MS degrees in Electronic Engineering from Hanyang University, Seoul, Korea, the PhD degree in Electrical Engineering from the University of South Australia, Adelaide, SA, Australia, in 1998, and the MBA degree from Helsinki University, Helsinki, Finland, in 2004. He is currently the Senior Vice President and Chief Technology Officer of LG Display, Paju, Korea.