Prof. Choi`s R.P.
Home > People > Professor > Prof. Choi`s R.P.
- 37 "Nonvolatile Memory by All‐ Around‐Gate Junctionless Transistor Composed of Silicon Nanowire on Bulk Substrate" IEEE Electron Device Letters, Vol. 32 No. 5 pp. 602–604, 2011-05
- 36 "Detection of a Nanoscale Hot Spot by Hot Carriers in a Poly‐Si TFT Using Polydiacetylene‐Based Thermoresponsive Fluorometry" IEEE Transactions on Electron Devices, Vol. 58 No. 5 pp. 1570–1574, 2011-05
- 35 "High performance platinum‐silicided p‐type Schottky barrier metal‐oxide‐semiconductor field‐effect transistors scaled down to 30 nm" Journal of Vacuum Science & Technology B, Vol. 29 No. 3 pp. 032211, 2011-05
- 34 "Silicon Nanowire All‐Around Gate MOSFETs Built on a Bulk Substrate by All Plasma‐Etching Routes" IEEE Electron Device Letters, Vol. 32 No. 4 pp. 452–454, 2011-04
- 33 "A Polydimethylsiloxane (PDMS) Sponge for the Selective Absorption of Oil from Water" ACS Applied Materials and Interfaces, Vol. 3 pp. 4552–4556, 2011-03
- 32 "Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors" IEEE Electron Device Letters, Vol. 32 No. 2 pp. 2010–2012, 2011-02
- 31 "Analysis of Transconductance (gm) in Schottky‐ Barrier MOSFETs" IEEE Transactions on Electron Devices, Vol. 58 No. 2 pp. 427–432, 2011-02
- 30 "Photoinduced Memory with Hybrid Integration of an Organic Fullerene Derivative and an Inorganic Nanogap‐Embedded Field‐Effect Transistor for Low‐Voltage Operation" Advanced Materials, Vol. 23 No. 29 pp. 3326–3331, 2011-01
- 29 "Interface‐Trap Analysis by an Optically Assisted Charge‐Pumping Technique in a Floating‐Body Device" IEEE Electron Device Letters, Vol. 32 No. 1 pp. 84–86, 2011-01
- 28 "Analytical Modeling of a Nanogap‐Embedded FET for Application as a Biosensor" IEEE Transactions on Electron Devices, Vol. 57 No. 12 pp. 3477–3484, 2010-12
- 27 "Optically Assisted Charge Pumping on Floating‐Body FETs" IEEE Electron Device Letters, Vol. 31 No. 12 pp. 1365–1367, 2010-12
- 26 "Dopant‐Segregated Schottky Source/Drain FinFET with a NiSi FUSI Gate and Reduced Leakage Current" IEEE Transactions on Electron Devices, Vol. 57 No. 11 pp. 2902–2906, 2010-11
- 25 "Double‐Gate Nanowire Field Effect Transistor for a Biosensor" Nano letters, Vol. 10 No. 8 pp. 2934–2938, 2010-10
- 24 "Fin‐Width Dependence of BJT‐Based 1T‐DRAM Implemented on FinFET" IEEE Electron Device Letters, Vol. 31 No. 9 pp. 909–911, 2010-09
- 23 "P‐Channel Nonvolatile Flash Memory With a Dopant‐Segregated Schottky‐Barrier Source/Drain" IEEE Transactions on Electron Devices, Vol. 57 No. 8 pp. 1737–1742, 2010-08
- 22 "An Optically Assisted Program Method for Capacitorless 1T‐DRAM" IEEE Electron Device Letters, Vol. 57 No. 7 pp. 1714–1718, 2010-07
- 21 "The Characteristics of Seebeck Coefficient in Silicon Nanowires Manufactured by CMOS Compatible Process" Nanoscale Research Letters, Vol. 5 pp. 1654– 1657 2010, 2010-07
- 20 "Analysis and Evaluation of a BJT‐Based 1T‐DRAM" IEEE Electron Device Letters, Vol. 31 No. 5 pp. 393–395, 2010-05
- 19 "Highly durable and flexible memory based on resistance switching" Solid‐State Electronics, Vol. 54 pp. 392–396, 2010-04
- 18 "High‐Performance Polycrystalline Silicon TFT on the Structure of a Dopant‐Segregated Schottky‐Barrier Source/Drain" IEEE Electron Device Letters, Vol. 31 No. 3 pp. 228–230, 2010-03
S!LK / TEL : 02-910-5350 / FAX : 02-910-4449
77, JEONGNEUNG-RO, SEONGBUK-GU, SEOUL, REPUBLIC OF KOREA [02707] KOOKMIN-UNIV 7TH BUILDING 7TH FLOOR NO.704
COPYRIGHT(c) 2013 Semiconductor Devices & !ntegrated Circuits Lab.@ KMU All rights reserved.
